Vertical one-transistor floating-body DRAM cell in bulk CMOS process with electrically isolated charge storage region
First Claim
1. A one-transistor, floating-body (1T/FB) dynamic random access memory (DRAM) cell comprising:
- a semiconductor island region including a drain region, a floating body region and a buried source region located a vertical configuration;
an isolation region surrounding the semiconductor island region;
a recessed region located in the isolation region adjacent to the semiconductor island region, wherein the recessed region exposes a sidewall region of the semiconductor island region; and
a gate dielectric layer located on the sidewall region, wherein the floating body region is isolated by the drain region, the buried source region, the isolation region, and the gate dielectric layer.
2 Assignments
0 Petitions
Accused Products
Abstract
A vertical one-transistor, floating-body DRAM cell is fabricated by forming an isolation region in a semiconductor substrate, thereby defining a semiconductor island in the substrate. A buried source region is formed in the substrate, wherein the top/bottom interfaces of the buried source region are located above/below the bottom of the isolation region, respectively. A recessed region is etched into the isolation region, thereby exposing sidewalls of the semiconductor island, which extend below the top interface of the buried source region. A gate dielectric is formed over the exposed sidewalls, and a gate electrode is formed in the recessed region, over the gate dielectric. A drain region is formed at the upper surface of the semiconductor island region, thereby forming a floating body region between the drain region and the buried source region. Dielectric spacers are formed adjacent to the gate electrode, thereby covering exposed edges of the gate dielectric.
332 Citations
20 Claims
-
1. A one-transistor, floating-body (1T/FB) dynamic random access memory (DRAM) cell comprising:
-
a semiconductor island region including a drain region, a floating body region and a buried source region located a vertical configuration;
an isolation region surrounding the semiconductor island region;
a recessed region located in the isolation region adjacent to the semiconductor island region, wherein the recessed region exposes a sidewall region of the semiconductor island region; and
a gate dielectric layer located on the sidewall region, wherein the floating body region is isolated by the drain region, the buried source region, the isolation region, and the gate dielectric layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification