×

Memory hole modification and mixed technique arrangements for maximizing cacheable memory space

  • US 6,694,418 B2
  • Filed: 03/30/2001
  • Issued: 02/17/2004
  • Est. Priority Date: 03/30/2001
  • Status: Expired due to Fees
First Claim
Patent Images

1. A cache defining arrangement comprising an arrangement having at least one of a memory hole modification scheme, and a mixed technique scheme where differing non-memory-hole portions of cacheable memory space is defined with at least two mutually different defining techniques, comprising the mixed technique scheme to use a bottom-up scheme to define a first non-memory-hole portion of cacheable memory space, and to use a top-down scheme to define a second non-memory-hole portion, wherein in the bottom-up scheme, mainly substantially additive blocks of cacheable memory space are defined so as to cumulatively define the first non-memory-hole portion, and wherein in the top-down scheme, an oversized block of cacheable memory space is defined, and then mainly substantially subtractive blocks of cacheable memory space are subtracted so as to subtractively define the second non-memory-hole portion.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×