Tag design for cache access with redundant-form address
First Claim
Patent Images
1. A memory comprising:
- a first and a second array;
redundant-form address decoders coupled to the first and second arrays, correspondingly, for selecting a word line in each of the first and second arrays;
a circuit for selecting between the selected word lines in the first and second arrays based on at least one bit of a non redundant-form memory address.
2 Assignments
0 Petitions
Accused Products
Abstract
A memory and method for accessing data in a memory which uses non redundant-form address decoders is disclosed. Lines in subarrays of the memory are selected using the redundant-form addresses. The least significant bit of the non redundant-form address is used to select between these lines. The compare function of the cache memory is then done with a non redundant-form address.
54 Citations
21 Claims
-
1. A memory comprising:
-
a first and a second array;
redundant-form address decoders coupled to the first and second arrays, correspondingly, for selecting a word line in each of the first and second arrays;
a circuit for selecting between the selected word lines in the first and second arrays based on at least one bit of a non redundant-form memory address. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A memory comprising:
-
a storage array separated into at least two subarrays;
redundant-form decoders for selecting at least one word line in each of the subarrays in response to redundant-form address bits;
first sense amplifiers coupled to one of the subarrays;
second sense amplifiers coupled to the other of the subarrays;
a selection circuit for selecting data from one of the first and second sense amplifiers in response to at least one bit of a non redundant-form address. - View Dependent Claims (11, 12, 13, 14)
-
-
15. A method for accessing a memory comprising:
-
selecting first and second data based on a redundant-form address; and
selecting between the first and second data based on at least one bit of a non redundant-form address. - View Dependent Claims (16, 17, 18)
-
-
19. A method comprising the steps of:
-
decoding a redundant-form memory address;
selecting at least two word lines in a memory array based on the decoded redundant-form memory address;
selecting between the two lines based on at least one bit of a non redundant-form memory address;
comparing bits of the non redundant-form memory address with tag bits from the selected line. - View Dependent Claims (20, 21)
-
Specification