Programmable microcontroller architecture (mixed analog/digital)
First Claim
1. A circuit comprising:
- a plurality of programmable analog circuit blocks configured to provide at least one of a plurality of analog functions;
a plurality of programmable digital circuit blocks configured to provide at least one of a plurality of digital functions;
a routing matrix configured to couple a subset of said plurality of programmable analog circuit blocks to a first subset of said plurality of programmable circuit blocks, at least a first one of said programmable analog circuit blocks being coupled to at least a first one of said programmable digital circuit blocks;
a programmable interconnect structure comprising said routing matrix and a bus independent of said routing matrix coupling said routing matrix to said plurality of programmable analog circuit blocks and said plurality of programmable digital circuit blocks, and;
said bus coupling analog input/output data and digital input/output data for said plurality of analog circuit blocks and said plurality of digital circuit blocks whereby said coupling is controlled by at least one system clock.
6 Assignments
0 Petitions
Accused Products
Abstract
A microcontroller with a mixed analog/digital architecture including multiple digital programmable blocks and multiple analog programmable blocks in a communication array having a programmable interconnect structure. The single chip design is implemented by integration of programmable digital and analog circuit blocks that are able to communicate with each other. Robust analog and digital blocks that are flash memory programmable can be utilized to realize complex design applications that otherwise would require multiple chips and/or separate applications. The programmable chip architecture includes a novel array having programmable digital blocks that can communicate with programmable analog blocks using a programmable interconnect structure. The programmable analog array contains a complement of Continuous Time (CT) blocks and a complement of Switched Capacitor (SC) blocks that can communicate together. The analog blocks consist of multi-function circuits programmable for one or more different analog functions, and fixed function circuits programmable for a fixed function with variable parameters. The digital blocks include standard multi-function circuits and enhanced circuits having functions not included in the standard digital circuits. The programmable array is programmed by flash memory and programming allows dynamic reconfiguration. That is, “on-the-fly” reconfiguration of the programmable blocks is allowed. The programmable analog array with both Continuous Time analog blocks and Switched Capacitor analog blocks are offered on a single chip along with programmable digital blocks. The programmable interconnect structure provides for communication of input/output data between all analog and digital blocks.
-
Citations
23 Claims
-
1. A circuit comprising:
-
a plurality of programmable analog circuit blocks configured to provide at least one of a plurality of analog functions;
a plurality of programmable digital circuit blocks configured to provide at least one of a plurality of digital functions;
a routing matrix configured to couple a subset of said plurality of programmable analog circuit blocks to a first subset of said plurality of programmable circuit blocks, at least a first one of said programmable analog circuit blocks being coupled to at least a first one of said programmable digital circuit blocks;
a programmable interconnect structure comprising said routing matrix and a bus independent of said routing matrix coupling said routing matrix to said plurality of programmable analog circuit blocks and said plurality of programmable digital circuit blocks, and;
said bus coupling analog input/output data and digital input/output data for said plurality of analog circuit blocks and said plurality of digital circuit blocks whereby said coupling is controlled by at least one system clock. - View Dependent Claims (2, 3, 4, 5, 6, 7, 22)
-
-
8. A microcontroller comprising:
-
a programmable interconnect structure coupling a routing matrix to a plurality of programmable analog circuit blocks and a plurality of programmable digital circuit blocks by means of a bus independent of said routing matrix;
a least a first one of said plurality of programmable analog circuit blocks configurable to provide at least one of a plurality of analog functions;
at least a first one of said plurality of programmable digital circuit blocks configurable to provide at least one of a plurality of digital circuit functions, and;
said bus coupling analog input/output data and digital input/output data for said plurality of analog circuit blocks and said plurality of digital circuit blocks whereby said coupling is controlled by at least one system clock. - View Dependent Claims (9, 10, 11, 12, 13, 14, 23)
-
-
15. A method of providing a dynamically programmable analog/digital communication interface circuit, comprising:
-
providing a plurality of programmable analog circuit blocks configurable to at least one of a plurality of analog functions, providing a plurality of programmable digital circuit blocks configurable to at least one of a plurality of digital functions, providing a routing matrix which will couple analog data and digital data between said programmable analog circuit blocks and said programmable digital circuit blocks, providing a bus independent of said routing matrix which will;
couple analog input/output data to said plurality of programmable analog circuit blocks, and couple digital input/output data to said plurality of programmable digital circuit blocks, whereby said coupling of said analog input/output data and said digital input/output data are controlled by at least one system clock, and whereby said dynamically programmable analog/digital communication interface circuit is constructed on one semiconductor chip. - View Dependent Claims (16, 17, 18, 19, 20, 21)
-
Specification