×

Hybrid data I/O for memory applications

  • US 6,728,799 B1
  • Filed: 01/13/2000
  • Issued: 04/27/2004
  • Est. Priority Date: 01/13/2000
  • Status: Expired due to Term
First Claim
Patent Images

1. A data input/output circuit, comprising:

  • register circuit comprising a plurality of data registers that form shift register blocks, wherein each data register comprises a plurality of scan cells comprising a data shift input, a data shift output and a shift clock input, and wherein the data shift inputs and outputs of the scan cells are coupled to pass data through the register circuit in sequence according to signals at the shift clock input, the couplings between data registers forming data access nodes; and

    an I/O control circuit having an address bus input, the I/O control circuit including a plurality of transmission gate circuits coupling the respective data access nodes to a data input/output port, the I/O control circuit also including selection circuitry coupled to the transmission gate circuits for selecting one of the transmission gate circuits on the basis of input on the address bus, so as to enable data to pass between the data register circuit and the input/output port through the selected transmission gate and for shifting data through the scan cells until required data appears at the input/output port.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×