Circuit for accurate memory read operations
First Claim
1. A memory circuit arrangement for sensing current in a target cell during a read operation, said memory circuit arrangement comprising:
- said target cell having a first bit line connected to ground, said target cell having a second bit line connected to a sensing circuit;
a first neighboring cell adjacent to said target cell, said first neighboring cell sharing said second bit line with said target cell, said first neighboring cell having a third bit line connected to said sensing circuit during said read operation.
11 Assignments
0 Petitions
Accused Products
Abstract
A memory circuit arrangement for sensing current in a target cell during a read operation is disclosed. According to one exemplary embodiment, the memory circuit arrangement comprises the target cell and a first neighboring cell adjacent to the target cell. The first target cell has a first bit line connected to ground; the target cell also has a second bit line connected to a sensing circuit. The first neighboring cell shares the second bit line with the target cell; the first neighboring cell also has a third bit line connected to the sensing circuit during the read operation. The memory circuit arrangement results in increased error margins in a fast and accurate manner during the read operation of the target cell.
446 Citations
20 Claims
-
1. A memory circuit arrangement for sensing current in a target cell during a read operation, said memory circuit arrangement comprising:
-
said target cell having a first bit line connected to ground, said target cell having a second bit line connected to a sensing circuit;
a first neighboring cell adjacent to said target cell, said first neighboring cell sharing said second bit line with said target cell, said first neighboring cell having a third bit line connected to said sensing circuit during said read operation. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A memory circuit arrangement comprising:
-
target cell means for storing at least one bit, said target cell means having a first bit line connected to ground, said target cell means having a second bit line connected to a sensing circuit;
first neighboring cell means for storing at least one bit, said first neighboring cell means sharing said second bit line with said target cell means, said first neighboring cell means having a third bit line connected to said sensing circuit during a read operation. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A memory circuit arrangement for sensing current in a target cell during a read operation, said memory circuit arrangement comprising said target cell having a first bit line connected to ground, said target cell having a second bit line connected to a sensing circuit, said memory circuit arrangement being characterized by:
a first neighboring cell adjacent to said target cell, said first neighboring cell sharing said second bit line with said target cell, said first neighboring cell having a third bit line connected to said sensing circuit during said read operation. - View Dependent Claims (16, 17, 18, 19, 20)
Specification