SRAM power-up system and method
First Claim
Patent Images
1. In an array of SRAM cells arranged in rows and columns and having a pair of complementary digit lines for each column of the array coupled to respective access transistors for each SRAM cell, a method of controlling the power-up current drawn by the array, comprising:
- applying a predetermined bias current to the digit lines in a normal mode; and
coupling the digit lines to a voltage that maintains the access transistors non-conductive in a power-up mode.
0 Assignments
0 Petitions
Accused Products
Abstract
A power-up circuit for an SRAM, particularly a loadless 4-T SRAM cell having PMOS access transistors. The power-up circuit disables a current path to the digit lines in an array of SRAM cells during power-up of the SRAM. As a result, the SRAM cells cannot draw power from the digit lines during power-up if voltages on word lines in the array during power-up cause access transistors for the SRAM cells to become conductive.
-
Citations
8 Claims
-
1. In an array of SRAM cells arranged in rows and columns and having a pair of complementary digit lines for each column of the array coupled to respective access transistors for each SRAM cell, a method of controlling the power-up current drawn by the array, comprising:
-
applying a predetermined bias current to the digit lines in a normal mode; and
coupling the digit lines to a voltage that maintains the access transistors non-conductive in a power-up mode. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
Specification