Method of making an edge seal for a semiconductor device
First Claim
Patent Images
1. A method of forming an edge seal along a periphery of an integrated circuit device to provide increased corrosion and oxidation resistance to metallization of the integrated circuit device, the method comprising the steps of:
- a. providing a semiconductor substrate having a metallic feature therein;
b. depositing a layer of dielectric material over the semiconductor substrate and metallic feature, the layer of dielectric material comprising a low-k dielectric material;
c. selectively removing a portion of the layer of dielectric material to form a cavity and expose a portion of the metallic feature;
d. conformally depositing a layer of an insulation material in the cavity and over the layer of dielectric material, wherein the insulation material and dielectric material are different materials;
e. removing horizontal portions of the layer of insulation material so as to expose at least the metallic feature in the cavity;
f. depositing a barrier metal on the layer of insulation material in the cavity and on the exposed metallic feature;
g. depositing a high conductivity metal in the cavity to fill the cavity; and
h. planarizing the semiconductor substrate down to the layer of dielectric material to form said edge seal.
4 Assignments
0 Petitions
Accused Products
Abstract
An edge seal around the periphery of an integrated circuit device which environmentally protects the copper circuitry from cracks that may form in the low-k interlevel dielectric during dicing. The edge seal essentially constitutes a dielectric wall between the copper circuitry and the low-k interlevel dielectric near the periphery of the integrated circuit device. The dielectric wall is of a different material than the low-k interlevel dielectric.
473 Citations
9 Claims
-
1. A method of forming an edge seal along a periphery of an integrated circuit device to provide increased corrosion and oxidation resistance to metallization of the integrated circuit device, the method comprising the steps of:
-
a. providing a semiconductor substrate having a metallic feature therein;
b. depositing a layer of dielectric material over the semiconductor substrate and metallic feature, the layer of dielectric material comprising a low-k dielectric material;
c. selectively removing a portion of the layer of dielectric material to form a cavity and expose a portion of the metallic feature;
d. conformally depositing a layer of an insulation material in the cavity and over the layer of dielectric material, wherein the insulation material and dielectric material are different materials;
e. removing horizontal portions of the layer of insulation material so as to expose at least the metallic feature in the cavity;
f. depositing a barrier metal on the layer of insulation material in the cavity and on the exposed metallic feature;
g. depositing a high conductivity metal in the cavity to fill the cavity; and
h. planarizing the semiconductor substrate down to the layer of dielectric material to form said edge seal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method of forming an edge seal along a periphery of an integrated circuit device to provide increased corrosion and oxidation resistance to metallization of the integrated circuit device, the method comprising the steps of:
-
a. providing a semiconductor substrate having a metallic feature therein;
b. depositing a layer of dielectric material over the semiconductor substrate and metallic feature, the layer of dielectric material comprising a low-k dielectric material;
c. selectively removing a portion of the layer of dielectric material to form two first cavities and expose a portion of the metallic feature;
d. depositing an insulation material to fill the two first cavities, wherein the insulation material and dielectric material are different materials;
e. selectively removing a portion of the layer of dielectric material, and any overlying insulation material to form a second cavity and expose the metallic feature;
f. depositing a barrier metal in the second cavity and on the exposed metallic feature;
g. depositing a high conductivity metal in the second cavity to fill the cavity; and
h. planarizing the semiconductor substrate down to the layer of dielectric material to form said edge seal.
-
Specification