Please download the dossier by clicking on the dossier button x
×

Post passivation interconnection schemes on top of the IC chips

  • US 6,734,563 B2
  • Filed: 10/22/2002
  • Issued: 05/11/2004
  • Est. Priority Date: 10/18/2000
  • Status: Expired due to Term
First Claim
Patent Images

1. A post passivation interconnect structure, comprising:

  • one or more internal circuits comprising one or more active devices formed in and on a semiconductor substrate;

    one or more ESD circuits formed in and on said semiconductor substrate;

    a fine line metallization system, formed over said semiconductor substrate in one or more thin layers of dielectric;

    a passivation layer over said fine line metallization system;

    a thick, wide metallization system formed above said passivation layer, in one or more thick layers of dielectric, wherein said thick layers of dielectric are thicker than said thin layers of dielectric, wherein said thick, wide metallization system is used as a distribution network for an electrical stimulus, and wherein said thick, wide metallization system is connected to said one or more ESD circuits, said one or more internal circuits, and to at least one off-chip contact pin.

View all claims
  • 7 Assignments
Timeline View
Assignment View
    ×
    ×