Clock circuit, GSM phone, and methods of reducing electromagnetic interference
First Claim
1. A method of producing a clock signal with reduced electromagnetic interference spectral components, the method comprising:
- providing a first clock signal;
producing a second clock signal by delaying the first clock signal; and
generating a jittered clock signal by switching between the first clock signal and the second clock signal at times selected responsive to a random number generator; and
producing multiple additional clock signals, different from the first and second clock signals, and wherein generating a jittered clock signal comprises generating a jittered clock signal by switching between the first clock signal, the second clock signal, and the additional clock signals, to select any one of the time signals, at times selected responsive to the random number generator; and
providing a multiplexer having binary select inputs, wherein switching between the first clock signal, the second clock signal, and the additional clock signals is performed by the multiplexer, the random number generator being coupled to one of binary select inputs and an additional random number generator being coupled to another of the binary select inputs.
6 Assignments
0 Petitions
Accused Products
Abstract
A method of producing a clock signal with reduced electromagnetic interference spectral components includes providing a first clock signal; producing a second clock signal by delaying the first clock signal; and generating a jittered clock signal by switching between the first clock signal and the second clock signal at times selected responsive to a random number generator. A GSM phone comprises a clock configured to produce a first clock signal; a delay element coupled to the clock to produce a second clock signal by delaying the first clock signal; a multiplexer coupled to the clock and to the delay element to select between the clock and the delay element; a random number generator coupled to the multiplexer wherein the multiplexer generates a jittered clock signal by switching between the first clock signal and the second clock signal responsive to the random number generator; and a plurality of GSM phone components respectively coupled to the multiplexer to use the jittered clock signal as an input clock for the component.
-
Citations
24 Claims
-
1. A method of producing a clock signal with reduced electromagnetic interference spectral components, the method comprising:
-
providing a first clock signal;
producing a second clock signal by delaying the first clock signal; and
generating a jittered clock signal by switching between the first clock signal and the second clock signal at times selected responsive to a random number generator; and
producing multiple additional clock signals, different from the first and second clock signals, and wherein generating a jittered clock signal comprises generating a jittered clock signal by switching between the first clock signal, the second clock signal, and the additional clock signals, to select any one of the time signals, at times selected responsive to the random number generator; and
providing a multiplexer having binary select inputs, wherein switching between the first clock signal, the second clock signal, and the additional clock signals is performed by the multiplexer, the random number generator being coupled to one of binary select inputs and an additional random number generator being coupled to another of the binary select inputs. - View Dependent Claims (5, 6, 7, 8)
-
-
2. A method of producing a clock signal with reduced electromagnetic interference spectral components, the method comprising:
-
providing a first clock signal;
producing a second clock signal by delaying the first clock signal; and
generating a jittered clock signal by switching between the first clock signal and the second clock signal at times selected responsive to a random number generator, wherein the random number generator comprises a plurality of flip-flops chained together, the flip-flops having inputs and outputs, and a logic gate coupled to the flip-flops to perform a logic function based on the outputs of two of the flip-flops and to provide the result of the logic function to the input of one of the flip-flops. - View Dependent Claims (3, 4)
-
-
9. A method of producing a clock signal that generates reduced electromagnetic interference, the method comprising:
-
providing a first clock signal;
producing a second clock signal by delaying the first clock signal;
providing a multiplexer having inputs coupled to the first and second clock signals, wherein the multiplexer has multiple additional inputs and has a plurality of binary selection inputs, the method further comprising producing multiple additional clock signals, different from the first and second clock signals and different from each other, and coupling the multiple additional clock signals to respective additional inputs of the multiplexer, and wherein generating a jittered clock signal comprises generating a jittered clock signal by causing the multiplexer to switch between the first clock signal, the second clock signal, and the additional clock signals, to select any one of the time signals, at times selected responsive to a plurality of pseudo-random number generators, different pseudo-random number generators being coupled to different binary selection inputs; and
generating a jittered clock signal using the multiplexer to pseudo-randomly switch between the first clock signal and the second clock signal and the additional clock signals over time. - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
-
16. A method of reducing electromagnetic interference in a GSM phone having a plurality of components that use a clock signal, the method comprising:
-
providing a first clock signal;
producing a second clock signal by delaying the first clock signal;
generating a jittered clock signal by switching between the first clock signal and the second clock signal at times determined responsive to a random number generator;
wherein the random number generator comprises a plurality of flip-flops chained together, the flip-flops having inputs and outputs, and a logic gate coupled to the flip-flops to perform a logic function based on the outputs of two of the flip-flops and to provide the result of the logic function to the input of one of flip-flops;
using the jittered clock signal as a system clock for at least some components of the GSM phone, and using the jittered clock signal as a system clock for at least some components of the GSM phone. - View Dependent Claims (17, 18, 19, 20, 21, 22, 23)
-
-
24. A method of producing a clock signal that generates reduced electromagnetic interference, the method comprising:
-
providing a first clock signal;
producing a second clock signal by delaying the first clock signal;
producing multiple additional clock signals, different from the first and second clock signals and different from each other; and
generating a jittered clock signal using a multiplexer to pseudo-randomly switch between the first clock signal and the second clock signal and the additional clock signals over time, the multiplexer having inputs coupled to the respective clock signals and having a plurality of binary selection inputs, wherein generating a jittered clock signal comprises generating a jittered clock signal by causing the multiplexer to switch between the first clock signal, the second clock signal, and the additional clock signals, to select any one of the time signals, at times selected responsive to a plurality of pseudo-random number generators, different pseudo-random number generators being coupled to different binary selection inputs, the pseudo-random number generators respectively comprising no more than four flip-flops chained together, the flip-flops having inputs and outputs, and no more than one logic gate coupled to the flip-flops to perform a logic function based on the outputs of two of the flip-flops and to provide the result of the logic function to the first of the flip-flops.
-
Specification