Active inductor
First Claim
1. An active inductor comprising first and second field effect transistors, each having a source, a gate and a drain, whereinsaid drain of said first field effect transistor is connected to said source of said second field effect transistor, said gate of said first field effect transistor is connected to said drain of said second field effect transistor with no active element interposed therebetween, said active inductor further comprising a feedback path provided between said source of said first field effect transistor and said gate of said second field effect transistor, wherein said gate and said source of said second field effect transistor serve as two ports of said active inductor, and a field effect transistor for feedback provided on said feedback path, having a source connected to said source of said first field effect transistor, a gate and a drain connected to each other and to one of said two ports of said inductor.
5 Assignments
0 Petitions
Accused Products
Abstract
A transistor M1 has its drain connected to a source of a transistor M2 through a capacitor Cc3. A series connection of a resistor R and a capacitor Cc1 is provided between a source of the transistor M1 and a gate of the transistor M2. The transistor M1 has its gate connected to a drain of the transistor M2 through a capacitor Cc2. Appropriate dc bias potentials P1, P2 and P3 are provided for the drain of the transistor M2, the gate and the drain of the transistor M1, respectively, so that an active inductor is obtained between the gate and the source of the transistor M2.
-
Citations
6 Claims
-
1. An active inductor comprising first and second field effect transistors, each having a source, a gate and a drain, wherein
said drain of said first field effect transistor is connected to said source of said second field effect transistor, said gate of said first field effect transistor is connected to said drain of said second field effect transistor with no active element interposed therebetween, said active inductor further comprising a feedback path provided between said source of said first field effect transistor and said gate of said second field effect transistor, wherein said gate and said source of said second field effect transistor serve as two ports of said active inductor, and a field effect transistor for feedback provided on said feedback path, having a source connected to said source of said first field effect transistor, a gate and a drain connected to each other and to one of said two ports of said inductor.
-
2. An active inductor comprising first and second field effect transistors, each having a source, a gate and a drain, wherein
said drain of said first field effect transistor is connected to said source of said second field effect transistor, said gate of said first field effect transistor is connected to said drain of said second field effect transistor with no active element interposed therebetween, said active inductor further comprising a feedback path provided between said source of said first field effect transistor and said gate of said second field effect transistor, wherein said gate and said source of said second field effect transistor serve as two ports of said active inductor, and further comprising a resistor for feedback provided on said feedback path.
-
3. An active inductor comprising first and second field effect transistors, each having a source, a gate and a drain, wherein
said drain of said first field effect transistor is connected to said source of said second field effect transistor, said gate of said first field effect transistor is connected to said drain of said second field effect transistor with no active element interposed therebetween, said active inductor further comprising a feedback path provided between said source of said first field effect transistor and said gate of said second field effect transistor, wherein said gate and said source of said second field effect transistor serve as two ports of said active inductor, and further comprising a second capacitor interposed between said gate of said first field effect transistor and said drain of said second field effect transistor.
Specification