SLM display data address mapping for four bank frame buffer
First Claim
Patent Images
1. A method of addressing double buffered memory for an SLM, the memory address having only two bank bits, the method comprising the steps of:
- mapping a bit plane bit to a first bank bit;
mapping a pixel position bit to a second bank bit;
mapping a read/write bit to a column address bit; and
mapping the remaining bit plane and pixel position bits to row address and column address bits.
1 Assignment
0 Petitions
Accused Products
Abstract
A method of addressing double buffered memory for an SLM, the memory address having only two bank bits. It is assumed that the pixel data is formatted into bit-planes, such that pixel positions in each bit plane can be identified. A bit plane bit is mapped to a first bank bit, and a pixel position bit is mapped to a second bank bit. The read/write bit is mapped to a column address bit. The remaining bit plane and pixel position bits are mapped to row address and column address bits.
-
Citations
9 Claims
-
1. A method of addressing double buffered memory for an SLM, the memory address having only two bank bits, the method comprising the steps of:
-
mapping a bit plane bit to a first bank bit;
mapping a pixel position bit to a second bank bit;
mapping a read/write bit to a column address bit; and
mapping the remaining bit plane and pixel position bits to row address and column address bits. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
Specification