Method for phase locking in a phase lock loop
First Claim
Patent Images
1. An apparatus comprising:
- a phase lock loop (PLL) configured to multiply an input frequency to generate an output frequency in response to a multi-bit lock signal; and
a lock circuit configured to generate said multi-bit lock signal, wherein said PLL is configured to (i) (a) select a reference frequency as said input frequency and (b) select a first feedback ratio, when in a first mode and (ii) (a) select one of a plurality of divided frequencies of said reference frequency to be said input frequency and (b) select a second feedback ratio, when in a second mode, wherein (i) said selected divided frequency is selected in response to said multi-bit lock signal, (ii) a first bit of said multi-bit lock signal selects said first feedback ratio, and (iii) a second bit of said multi-bit lock signal selects said second feedback ratio.
5 Assignments
0 Petitions
Accused Products
Abstract
An apparatus comprising a phase lock loop (PLL) and a lock circuit. The PLL may be configured to multiply an input frequency in response to a lock signal. The lock circuit may be configured to generate the lock signal. The PLL may also be configured to select a reference frequency as (i) the input frequency when in a first mode and (ii) a divided frequency of the input frequency when in a second mode.
100 Citations
21 Claims
-
1. An apparatus comprising:
-
a phase lock loop (PLL) configured to multiply an input frequency to generate an output frequency in response to a multi-bit lock signal; and
a lock circuit configured to generate said multi-bit lock signal, wherein said PLL is configured to (i) (a) select a reference frequency as said input frequency and (b) select a first feedback ratio, when in a first mode and (ii) (a) select one of a plurality of divided frequencies of said reference frequency to be said input frequency and (b) select a second feedback ratio, when in a second mode, wherein (i) said selected divided frequency is selected in response to said multi-bit lock signal, (ii) a first bit of said multi-bit lock signal selects said first feedback ratio, and (iii) a second bit of said multi-bit lock signal selects said second feedback ratio. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
a first switchable divider configured to generate a reference frequency in response to said input frequency;
a PLL logic circuit configured to generate said output frequency in response to said reference frequency and a feedback frequency; and
a second switchable divider configured to generate said feedback frequency in response to said output frequency.
-
-
10. The apparatus according to claim 9, wherein said first and second switchable dividers are further configured in response to said multi-bit lock signal.
-
11. The apparatus according to claim 10, wherein:
-
said first switchable divider comprises a first divider and a first multiplexer, wherein said first multiplexer is configured to select a first divided output frequency or said input frequency as said reference frequency; and
said second switchable divider comprises a second divider, a third divider and a second multiplexer, wherein said multiplexer is configured to select a second divided output frequency or a third divided frequency as said feedback frequency.
-
-
12. The apparatus according to claim 11, wherein said second and third dividers are configured in series.
-
13. The apparatus according to claim 11, wherein said second and third dividers are configured in parallel.
-
14. The apparatus according to claim 11, wherein said second and third dividers comprise multi-channel dividers configured in response to said multi-bit lock signal.
-
15. An apparatus comprising:
-
means for multiplying an input frequency in response to a lock signal;
means for generating an output frequency in response to said input frequency;
means for generating said lock signal; and
means for (i) (a) selecting a reference frequency to be said input frequency and (b) selecting a first feedback ratio, when in a first mode and (ii) (a) selecting one of a plurality of divided frequencies of said reference frequency to be said input frequency and (b) selecting a second feedback ratio, when in a second mode, wherein (i) said selected divided frequency is selected in response to said multi-bit lock signal, (ii) a first bit of said multi-bit lock signal selects said first feedback ratio, and (iii) a second bit of said multi-bit lock signal selects said second feedback ratio.
-
-
16. A method for frequency and/or phase acquisition in a phase lock loop (PLL), comprising the steps of:
-
(A) multiplying an input frequency in response to a lock signal;
(B) generating said lock signal; and
(C) (i) (a) selecting said reference frequency to be said input frequency and (b) selecting a first feedback ratio, when in a first mode and (ii) (a) selecting one of a plurality of divided frequencies of said reference frequency to be said input frequency and (b) selecting a second feedback ratio, when in a second mode, wherein (i) said selected divided frequency is selected in response to said multi-bit lock signal, (ii) a first bit of said multi-bit lock signal selects said first feedback ratio, and (iii) a second bit of said multi-bit lock signal selects said second feedback ratio. - View Dependent Claims (17, 18, 19, 20)
increasing said first feedback ratio when in said first mode; and
decreasing said second feedback ratio when in said second mode.
-
-
18. The method according to claim 16, wherein step (B) generates said lock signal in further response to an internal/external signal.
-
19. The method according to claim 16, wherein step (A) further comprises:
-
generating a reference frequency in response to said input frequency;
generating an output frequency in response to said reference frequency and a feedback frequency; and
generating said feedback frequency in response to said output frequency.
-
-
20. The method according to claim 16, wherein step (A) further comprises:
-
selecting a first divided output frequency or said input frequency and presenting said reference frequency; and
selecting a second divided output frequency or a third divided frequency and presenting said feedback frequency.
-
-
21. An apparatus comprising:
-
a phase lock loop (PLL) configured to multiply an input frequency to generate an output frequency in response to a lock signal; and
a lock circuit configured to generate said lock signal in response to an external input derived independently from said PLL, wherein said PLL is configured to (i) select a reference frequency as said input frequency when in a first mode and (ii) select a divided frequency of said reference frequency as said input frequency when in a second mode, wherein either said first mode or said second mode is selected in response to said lock signal.
-
Specification