Active matrix display with pixel memory
First Claim
Patent Images
1. A display device comprising:
- a first pixel comprising a first switching TFT, a first SRAM, a first EL driver TFT, and a first EL element wherein the first switching TFT is electrically connected to the first EL driver TFT through the first SRAM;
a second pixel adjacent to said first pixel, said second pixel comprising a second switching TFT, a second SRAM, a second EL driver TFT and a second EL element wherein the second switching TFT is electrically connected to the second EL driver TFT through the second SRAM;
a gate signal line electrically connected to a gate electrode of the first switching TFT and a gate electrode of the second TFT;
a first source signal line and a second source signal line, each extending across said gate signal line wherein one of a source region or a drain region of the first switching TFT is connected to the first source signal line and one of a source region or a drain region of the second switching TFT is connected to the second source signal line;
an electric power supply line extending across said gate signal line wherein said electric power supply line is located between said first signal line and said second signal line and is commonly connected to said first and second EL driver TFTs, wherein the first SRAM stores a digital data signal input to the first SRAM from the first source signal line through the first switching TFT, until the next digital data signal is input to the first SRAM,wherein at least one of said first and second SRAM comprises two p-channel TFTs, an n-channel TFT, and a resistor, source regions of the two p-channel TFTs are each connected to the high voltage side electric power supply, a drain region of one p-channel TFT is connected to a drain region of the n-channel TFT, and a drain region of the other p-channel TFT is connected to the low voltage side electric power supply through the resistor, and a source region of the n-channel TFT is connected to the low voltage side electric power supply.
0 Assignments
0 Petitions
Accused Products
Abstract
A display device capable of preventing a reduction of an electric charge stored in a gate electrode of an EL driver TFT, reduction due to a leak current of a switching TFT, and capable of preventing a reduction of the brightness of light emitted by an EL element is provided. One region of a source region and a drain region of a switching TFT is connected to an input side of an SRAM, and an output side of the SRAM and a gate electrode of the EL driver TFT are connected. The SRAM stores an input digital data signal until the next digital data signal is input.
-
Citations
17 Claims
-
1. A display device comprising:
-
a first pixel comprising a first switching TFT, a first SRAM, a first EL driver TFT, and a first EL element wherein the first switching TFT is electrically connected to the first EL driver TFT through the first SRAM;
a second pixel adjacent to said first pixel, said second pixel comprising a second switching TFT, a second SRAM, a second EL driver TFT and a second EL element wherein the second switching TFT is electrically connected to the second EL driver TFT through the second SRAM;
a gate signal line electrically connected to a gate electrode of the first switching TFT and a gate electrode of the second TFT;
a first source signal line and a second source signal line, each extending across said gate signal line wherein one of a source region or a drain region of the first switching TFT is connected to the first source signal line and one of a source region or a drain region of the second switching TFT is connected to the second source signal line;
an electric power supply line extending across said gate signal line wherein said electric power supply line is located between said first signal line and said second signal line and is commonly connected to said first and second EL driver TFTs, wherein the first SRAM stores a digital data signal input to the first SRAM from the first source signal line through the first switching TFT, until the next digital data signal is input to the first SRAM, wherein at least one of said first and second SRAM comprises two p-channel TFTs, an n-channel TFT, and a resistor, source regions of the two p-channel TFTs are each connected to the high voltage side electric power supply, a drain region of one p-channel TFT is connected to a drain region of the n-channel TFT, and a drain region of the other p-channel TFT is connected to the low voltage side electric power supply through the resistor, and a source region of the n-channel TFT is connected to the low voltage side electric power supply. - View Dependent Claims (4, 5, 6, 8, 9, 10)
each of the first and second EL elements comprises an EL layer between the anode and the cathode; and
the EL layer comprises a material selected from the group consisting of a low molecular weight organic material and an organic polymer material.
-
-
5. A display device according to claim 4, wherein the low molecular weight material is selected from the group consisting of Alq3 (tris-8-quinolinolate aluminum) and TPD (triphenylamine dielectric).
-
6. A display device according to claim 4, wherein the organic polymer material is selected from the group consisting of PPV (polyvinyl carbazole), and polycarbonate.
-
8. A computer having the display device according to any one of claims 1 to 3.
-
9. A video camera having the display device according to any one of claims 1 to 3.
-
10. A DVD player having the display device according to any one of claims 1 to 3.
-
2. A display device comprising:
-
a first pixel comprising a first switching TFT, a first SRAM, a first EL driver TFT, and a first EL element wherein the first switching TFT is electrically connected to the first EL driver TFT through the first SRAM;
a second pixel comprising a second switching TFT, a second SRAM, a second EL driver TFT and a second EL element wherein the second switching TFT is electrically connected to the second EL driver TFT through the second SRAM;
a gate signal line electrically connected to a gate electrode of the first switching TFT and a gate electrode of the second TFT;
a first source signal line and a second source signal line, each extending across said gate signal line wherein one of a source region or a drain region of the first switching TFT is connected to the first source signal line and one of a source region or a drain region of the second switching TFT is connected to the second source signal line;
an electric power supply line extending across said gate signal line wherein said electric power supply line is located between said first signal line and said second signal line and is commonly connected to said first and second EL driver TFTs, wherein a period within one frame period during which at least the first and second EL elements emits light is controlled by using a digital data signal wherein the first SRAM stores the digital data signal input to the first SRAM from the first source signal line, through the first switching TFT, until the next digital data signal is input to the first SRAM, and wherein at least one of said first and second SRAM comprises two p-channel TFTs, an n-channel TFT and a resistor, source regions of the two p-channel TFTs are each connected to the high voltage side electric power supply, a drain region of one p-channel TFT is connected to a drain region of the n-channel TFT, and a drain region of the other p-channel TFT is connected to the low voltage side electric power supply through the resistor, and a source region of the n-channel TFT is connected to the low voltage side electric power supply. - View Dependent Claims (7)
-
-
3. A display device comprising:
-
a first pixel comprising a first switching TFT, a first SRAM, a first EL driver TFT, and a first EL element wherein the first switching TFT is electrically connected to the first EL driver TFT through the first SRAM;
a second pixel adjacent to said first pixel, said second pixel comprising a second switching TFT, a second SRAM, a second EL driver TFT and a second EL element wherein the second switching TFT is electrically connected to the second EL driver TFT through the second SRAM;
a gate signal line electrically connected to a gate electrode of the first switching TFT and a gate electrode of the second TFT;
a first source signal line and a second source signal line, each extending across said gate signal line wherein one of a source region or a drain region of the first switching TFT is connected to the first source signal line and one of a source region or a drain region of the second switching TFT is connected to the second source signal line;
an electric power supply line extending across said gate signal line wherein said electric power supply line is located between said first signal line and said second signal line and is commonly connected to said first and second EL driver TFTs, wherein one frame period is divided into n sub-frame periods SF1, SF2, . . . , SFn;
the n sub-frame periods SF1, SF, . . . , SFn have write-in periods Ta1, Ta2, . . . , Tan, and display periods Ts1, Ts2, . . . , Tsn, respectively;
a digital data signal is input to at least one of first and second pixels during the write-in periods Ta1, Ta2, . . . , Tan;
whether one of the first and second EL elements emits light or does not emit light during the display periods Ts1, Ts2, . . . , Tsn is selected in accordance with the digital data signal;
a ratio of the length of the display periods Ts1, Ts2, . . . , Tsn is expressed by 20;
2−
1;
. . . ;
2−
(n-1); and
the first SRAM stores a digital data signal input to the first SRAM from one of the first source signal lines, through the first switching TFT, until the next digital data signal is input to the first SRAM, wherein at least one of said first and second SRAM comprises two n-channel TFTs a p-channel TFT, and a resistor source regions of the two n-channel TFTs are each connected to the low voltage side electric power supply, a drain region of one n-channel TFT is connected to a drain region of the p-channel TFT, and a drain region of the other n-channel TFT is connected to the high voltage side electric power supply through the resistor, and a source region of the p-channel TFT is connected to the high voltage side electric power supply.
-
-
11. An electronic device having a display device, said display device comprising:
-
at least first and second source signal lines formed over a substrate;
at least one gate signal line extending in an orthogonal direction to said source signal lines over said substrate;
at least a first switching thin film transistor disposed at an intersection of said first source signal line and said gate signal line, wherein a gate electrode of said first switching thin film transistor is electrically connected to said gate signal line and one of source or drain of said first switching thin film transistor is electrically connected to said first source signal line;
a second switching thin film transistor disposed at an intersection of said second source signal line and said gate signal line, wherein a gate electrode of said second switching thin film transistor is electrically connected to said gate signal line and one of source or drain of said second switching thin film transistor is electrically connected to said second source signal line;
at least one power supply line formed over said substrate;
at least first and second EL driver thin film transistors formed over said substrate wherein said first and second EL driver thin film transistors are electrically connected to said power supply line;
an electroluminescence element electrically connected to a drain region of said first EL driver thin film transistor, wherein said display device further comprises a first SRAM electrically connected to said first switching thin film transistor and a second SRAM electrically connected to said second switching thin film transistor, wherein at least one of said first and second SRAM comprises two n-channel TFTs, a p-channel TFT, and a resistor, source regions of the two n-channel TFTs are each connected to the low voltage side electric power supply, a drain region of one n-channel TFT is connected to a drain region of the p-channel TFT, and a drain region of the other n-channel TFT is connected to the high voltage side electric power supply through the resistor, and a source region of the p-channel TFT is connected to the high voltage side electric power supply. - View Dependent Claims (12, 13, 14, 15, 16, 17)
-
Specification