Calibration method implementing segmented flash memory and RAM overlay
First Claim
Patent Images
1. A computer calibration system, comprising:
- a first memory section;
a second memory section;
an exception mechanism adapted to receive a request from a first central processing unit for first memory data from said first memory section, said exception mechanism containing logic operative to substantially prevent access to said first memory section, said exception mechanism further adapted to generate an exception signal as a function of said request, said exception mechanism adapted to transfer memory data from said second memory section as a function of said exception signal; and
an Engine Control Unit coupled to at least one of said first and second memory sections, said Engine Control Unit adapted to manage engine functions based on calibration values in one of said first and second memory sections.
1 Assignment
0 Petitions
Accused Products
Abstract
A method for computer memory calibration includes flashing a calibration from a processor into two flash memory sections. Either the same or an alternate processor requests data stored in one of the flash memory sections. Subsequently, exception handler logic within an exception mechanism activates and generates an exception for the data stored in the aforementioned flash memory section. The calibration in the other flash memory section then transfers to the processor through the functioning of the exception.
14 Citations
21 Claims
-
1. A computer calibration system, comprising:
-
a first memory section;
a second memory section;
an exception mechanism adapted to receive a request from a first central processing unit for first memory data from said first memory section, said exception mechanism containing logic operative to substantially prevent access to said first memory section, said exception mechanism further adapted to generate an exception signal as a function of said request, said exception mechanism adapted to transfer memory data from said second memory section as a function of said exception signal; and
an Engine Control Unit coupled to at least one of said first and second memory sections, said Engine Control Unit adapted to manage engine functions based on calibration values in one of said first and second memory sections. - View Dependent Claims (2, 3)
-
-
4. A computer calibration system, comprising:
-
a first memory section;
a second memory section;
an exception mechanism adapted to receive a request from a first central processing unit for first memory data from said first memory section, said exception mechanism containing logic operative to substantially prevent access to said first memory section, said exception mechanism further adapted to generate an exception signal as a function of said request, said exception mechanism adapted to transfer memory data from said second memory section as a function of said exception signal;
a memory overlay, said memory overlay adapted to hold changes for said first and second memory sections; and
a second central processing unit containing logic adapted to control said memory overlay to hold changed for said first memory section. - View Dependent Claims (5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A method for computer memory calibration, comprising:
-
flashing a calibration into a first flash memory section and a second flash memory section;
requesting that data stored in said first flash memory section transfer to a central processing unit;
activating exception handler logic within an exception mechanism;
generating an exception, through said exception handler logic;
for said data stored in said first flash memory section; and
transferring said calibration in said second flash memory section to said central processing unit as a function of said exception. - View Dependent Claims (15, 16, 17, 18)
-
-
19. A method for computer memory calibration, comprising:
-
flashing data from a processor into a first flash memory section and a second flash memory section;
sending a signal from said processor to modify said second flash memory section;
requesting that data stored in said first flash memory section transfer to a central processing unit;
activating exception handler logic within an exception mechanism;
generating an exception, through said exception handler logic, for said data stored in said first flash memory section; and
transferring said data in said second flash memory section to said central processing unit as a function of said exception. - View Dependent Claims (20, 21)
-
Specification