Voltage controlled oscillator and PLL circuit using the same
First Claim
1. A voltage controlled oscillator circuit, comprising:
- a first node connected to a first power source having a first voltage;
a second node connected to a second power source having a second voltage;
a first MOS transistor;
an oscillator arranged between the first node and a third node; and
a first capacitive element arranged between the first node and the third node;
a second capacitive element; and
a node connected to the second capacitive element;
wherein an oscillation frequency of the oscillator is controlled by connecting a source of the first MOS transistor to the second node, connecting a drain of the first MOS transistor to the third node, applying an analog control signal to a gate of the first MOS transistor, and changing a frequency of a high level and a low level of a digital control signal; and
connection to and disconnection from the second capacitive element are selected according to the digital control signal.
3 Assignments
0 Petitions
Accused Products
Abstract
The present invention relates to a PLL circuit and a voltage controlled oscillator wherein a clock signal jitter caused when the supply voltage fluctuates of which is small can be supplied, and the voltage controlled oscillator is provided with a MOS transistor to one end of which a first power source (Vss) is connected and to the gate electrode of which a control signal for controlling the oscillation frequency is input, an oscillator connected between the other end of the MOS transistor and a second power source (Vdd) and a capacitative element connected to the oscillator in parallel and is further provided with additive control means for minutely controlling the oscillation frequency.
-
Citations
16 Claims
-
1. A voltage controlled oscillator circuit, comprising:
-
a first node connected to a first power source having a first voltage;
a second node connected to a second power source having a second voltage;
a first MOS transistor;
an oscillator arranged between the first node and a third node; and
a first capacitive element arranged between the first node and the third node;
a second capacitive element; and
a node connected to the second capacitive element;
wherein an oscillation frequency of the oscillator is controlled by connecting a source of the first MOS transistor to the second node, connecting a drain of the first MOS transistor to the third node, applying an analog control signal to a gate of the first MOS transistor, and changing a frequency of a high level and a low level of a digital control signal; and
connection to and disconnection from the second capacitive element are selected according to the digital control signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
wherein the inverters are looped by sequentially connecting respective output terminals of the inverters to respective input terminals of the inverters.
-
-
3. A phase-locked loop (PLL) circuit, comprising:
-
a voltage controlled oscillator circuit according to claim 2;
a frequency divider;
a phase comparator;
a frequency comparator; and
a control circuit;
wherein the frequency divider outputs a divided output signal obtained by dividing a frequency of an output signal from the voltage controlled oscillator circuit;
wherein the phase comparator receives a reference signal and the divided output signal, compares a phase of the reference signal with a phase of the divided output signal, and outputs a phase difference detection signal;
wherein the frequency comparator receives the reference signal and the divided output signal, compares a frequency of the reference signal with a frequency of the divided output signal, and outputs a frequency difference detection signal;
wherein the control circuit receives the phase difference detection signal and the frequency difference detection signal and outputs the analog control signal to execute control according to the phase difference detection signal and the frequency difference detection signal; and
wherein the phase difference detection signal corresponds to the digital control signal.
-
-
4. A phase-locked loop (PLL) circuit according to claim 3, wherein the control circuit also receives the reference signal;
-
wherein the control circuit executes control according to the phase difference detection signal and the frequency difference detection signal every cycle of the reference signal; and
wherein a variation of a voltage of the analog control signal according to the frequency difference detection signal is larger than a variation of the voltage of the analog control signal according to the phase difference detection signal.
-
-
5. A phase-locked loop (PLL) circuit according to claim 3, wherein the control circuit has a control cycle in which the control circuit executes control according to the phase difference detection signal and the frequency difference detection signal every cycle of the reference signal;
- and
wherein the frequency comparator includes means for comparing the frequency of the reference signal with the frequency of the divided output signal, and means for preventing a variation of a voltage of the analog control signal according to the phase difference detection signal in a first control cycle in which the frequency difference detection signal corresponding to a detection of a frequency difference is outputted and in a predetermined number of control cycles following the first control cycle.
- and
-
6. A phase-locked loop (PLL) circuit, comprising:
-
a voltage controlled oscillator circuit according to claim 1;
a frequency divider;
a phase comparator;
a frequency comparator; and
a control circuit;
wherein the frequency divider outputs a divided output signal obtained by dividing a frequency of an output signal from the voltage controlled oscillator circuit;
wherein the phase comparator receives a reference signal and the divided output signal, compares a phase of the reference signal with a phase of the divided output signal, and outputs a phase difference detection signal;
wherein the frequency comparator receives the reference signal and the divided output signal, compares a frequency of the reference signal with a frequency of the divided output signal, and outputs a frequency difference detection signal;
wherein the control circuit receives the phase difference detection signal and the frequency difference detection signal and outputs the analog control signal to execute control according to the phase difference detection signal and the frequency difference detection signal; and
wherein the phase difference detection signal corresponds to the digital control signal.
-
-
7. A phase-locked loop (PLL) circuit according to claim 6, wherein the control circuit also receives the reference signal;
-
wherein the control circuit executes control according to the phase difference detection signal and the frequency difference detection signal every cycle corresponding to one cycle of the reference signal; and
wherein a variation of a voltage of the analog control signal according to the frequency difference detection signal is larger than a variation of the voltage of the analog control signal according to the phase difference detection signal.
-
-
8. A phase-locked loop (PLL) circuit according to claim 6, wherein the control circuit has a control cycle in which the control circuit executes control according to the phase difference detection signal and the frequency difference detection signal every cycle of the reference signal;
- and
wherein the frequency comparator includes means for comparing the frequency of the reference signal with the frequency of the divided output signal, and means for preventing a variation of a voltage of the analog control signal according to the phase difference detection signal in a first control cycle in which the frequency difference detection signal corresponding to a detection of a frequency difference is outputted and in a predetermined number of control cycles following the first control cycle.
- and
-
9. A voltage controlled oscillator circuit, comprising:
-
a first node connected to a first power source having a first voltage;
a second node connected to a second power source having a second voltage;
a first MOS transistor;
an oscillator arranged between the first node and a third node; and
a first capacitive element arranged between the first node and the third node;
a second capacitive element; and
a second MOS transistor;
wherein an oscillation frequency of the oscillator is controlled by connecting a source of the first MOS transistor to the second node, connecting a drain of the first MOS transistor to the third node, applying an analog control signal to a gate of the first MOS transistor, and changing a frequency of a high level and a low level of a digital control signal;
the second MOS transistor is used for a switch to the second capacitive element; and
connection to and disconnection from the second capacitive element are selected by inputting the digital control signal to a gate of the second MOS transistor. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
wherein the inverters are looped by sequentially connecting respective output terminals of the inverters to respective input terminals of the inverters.
-
-
11. A phase-locked loop (PLL) circuit, comprising:
-
a voltage controlled oscillator circuit according to claim 10;
a frequency divider;
a phase comparator;
a frequency comparator; and
a control circuit;
wherein the frequency divider outputs a divided output signal obtained by dividing a frequency of an output signal from the voltage controlled oscillator circuit;
wherein the phase comparator receives a reference signal and the divided output signal, compares a phase of the reference signal with a phase of the divided output signal, and outputs a phase difference detection signal;
wherein the frequency comparator receives the reference signal and the divided output signal, compares a frequency of the reference signal with a frequency of the divided output signal, and outputs a frequency difference detection signal;
wherein the control circuit receives the phase difference detection signal and the frequency difference detection signal and outputs the analog control signal to execute control according to the phase difference detection signal and the frequency difference detection signal; and
wherein the phase difference detection signal corresponds to the digital control signal.
-
-
12. A phase-locked loop (PLL) circuit according to claim 11, wherein the control circuit also receives the reference signal;
-
wherein the control circuit executes control according to the phase difference detection signal and the frequency difference detection signal every cycle of the reference signal; and
wherein a variation of a voltage of the analog control signal according to the frequency difference detection signal is larger than a variation of the voltage of the analog control signal according to the phase difference detection signal.
-
-
13. A phase-locked loop (PLL) circuit according to claim 11, wherein the control circuit has a control cycle in which the control circuit executes control according to the phase difference detection signal and the frequency difference detection signal every cycle of the reference signal;
- and
wherein the frequency comparator includes means for comparing the frequency of the reference signal with frequency of the divided output signal, and means for preventing a variation of a voltage of the analog control signal according to the phase difference detection signal in a first control cycle in which the frequency difference detection signal corresponding to a detection of a frequency difference is outputted and in a predetermined number of control cycles following the first control cycle.
- and
-
14. A phase-locked loop (PLL) circuit, comprising:
-
a voltage controlled oscillator circuit according to claim 9;
a frequency divider;
a phase comparator;
a frequency comparator; and
a control circuit;
wherein the frequency divider outputs a divided output signal obtained by dividing a frequency of an output signal from the voltage controlled oscillator circuit;
wherein the phase comparator receives a reference signal and the divided output signal, compares a phase of the reference signal with a phase of the divided output signal, and outputs a phase difference detection signal;
wherein the frequency comparator receives the reference signal and the divided output signal, compares a frequency of the reference signal with a frequency of the divided output signal, and outputs a frequency difference detection signal;
wherein the control circuit receives the phase difference detection signal and the frequency difference detection signal and outputs the analog control signal to execute control according to the phase difference detection signal and the frequency difference detection signal; and
wherein the phase difference detection signal corresponds to the digital control signal.
-
-
15. A phase-locked loop (PLL) circuit according to claim 14, wherein the control circuit also receives the reference signal;
-
wherein the control circuit executes control according to the phase difference detection signal and the frequency difference detection signal every cycle corresponding to one cycle of the reference signal; and
wherein a variation of a voltage of the analog control signal according to the frequency difference detection signal is larger than a variation of the voltage of the analog control signal according to the phase difference detection signal.
-
-
16. A phase-locked loop (PLL) circuit according to claim 14, wherein the control circuit has a control cycle in which the control circuit executes control according to the phase difference detection signal and the frequency difference detection signal every cycle of the reference signal;
- and
wherein the frequency comparator includes means for comparing the frequency of the reference signal with the frequency of the divided output signal, and means for preventing a variation of a voltage of the analog control signal according to the phase difference detection signal in a first control cycle in which the frequency difference detection signal corresponding to a detection of a frequency difference is outputted and in a predetermined number of control cycles following the first control cycle.
- and
Specification