Load balancing system, apparatus and method
First Claim
1. A real-time load-balancing system for distributing a sequence of incoming data packets emanating from a high speed communication line to a plurality of processing means, each operating at a capacity that is lower than the capacity of the high speed communication line, said system comprising:
- a parser means capable of extracting a configurable set of classifier bits from the incoming packets for feeding into a compression means;
said compression means being capable of reducing a bit pattern of length K to a bit pattern having a length L which is a fraction of K;
a pipeline block for delaying incoming packets until a load balancing decision is found, and an inverse demultiplexer for receiving a port identifier output from said compression means as selector and for directing pipelined packets to the appropriate output port.
1 Assignment
0 Petitions
Accused Products
Abstract
A real-time load-balancing system for distributing a sequence of incoming data packets emanating from a high speed communication line to a plurality of processing means, each operating at a capacity that is lower than the capacity of the high speed communication line; the system according to the invention comprises: a parser capable of extracting a configurable set of classifier bits from the incoming packets for feeding into a compression means; the compression means is capable of reducing a bit pattern of length K to a bit pattern having a length L which is a fraction of K; a pipeline block for delaying incoming packets until a load balancing decision is found, and an inverse demultiplexer for receiving a port identifier output from said compression means as selector and for directing pipelined packets to the appropriate output port.
72 Citations
17 Claims
-
1. A real-time load-balancing system for distributing a sequence of incoming data packets emanating from a high speed communication line to a plurality of processing means, each operating at a capacity that is lower than the capacity of the high speed communication line, said system comprising:
-
a parser means capable of extracting a configurable set of classifier bits from the incoming packets for feeding into a compression means;
said compression means being capable of reducing a bit pattern of length K to a bit pattern having a length L which is a fraction of K;
a pipeline block for delaying incoming packets until a load balancing decision is found, and an inverse demultiplexer for receiving a port identifier output from said compression means as selector and for directing pipelined packets to the appropriate output port. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method for distributing a sequence of incoming data packets emanating from a high speed communication line to a plurality of processing means, each processing means operating at a capacity that is lower than the capacity of the high speed communication line, said method comprising:
-
providing a parser means for extracting a configurable set of classifier bits from the incoming packets for feeding into a compression means;
said compression means reducing a bit pattern of length K to a bit pattern having a length L which is a fraction of K;
a pipeline block for delaying incoming packets until a load balancing decision is found, and an inverse demultiplexer for receiving a port identifier output from said compression means as selector and for directing pipelined packets to the appropriate output port. - View Dependent Claims (7, 8, 9, 10, 11, 12)
-
-
13. An real-time load-balancing apparatus for distributing a sequence of incoming data packets emanating from a high speed communication line to a plurality of processing means, each operating at a capacity that is lower than the capacity of the high speed communication line, said apparatus comprising:
-
a parser, the parser capable of extracting a configurable set of classifier bits from the incoming packets for feeding into a compressing module, said compressing module being capable of reducing a bit pattern of length K to a bit pattern having a length L which is a fraction of K;
a pipeline blocker for delaying incoming packets until a load balancing decision is found, and an inverse demultiplexer for receiving a port identifier output from said compressing module as selector and for directing pipelined packets to an appropriate output port. - View Dependent Claims (14, 15, 16, 17)
-
Specification