Thin film transistor array panel having a means for visual inspection
First Claim
1. A thin film transistor panel comprising:
- an insulating substrate having a display area and a surrounding area;
a first signal line formed on the insulating substrate;
a second signal line formed on the insulating substrate and insulated with and intersecting the first signal line to define the display area;
a plurality of driving signal lines formed on the surrounding area of the insulating substrate and connected to a Voff voltage applying terminal;
a plurality of inspection signal lines formed on the surrounding area of the insulating substrate;
a first thin film transistor for inspection having a drain electrode coupled to the first signal line, a source electrode coupled to any one of the inspection signal lines and a gate electrode coupled to any one of the driving signal lines; and
a second thin film transistor for inspection having a drain electrode coupled to the second signal line, a source electrode coupled to any one of the inspection signal lutes and a gate electrode coupled to any one of the driving signal lines.
2 Assignments
0 Petitions
Accused Products
Abstract
A plurality of gate lines and a plurality of data lines intersecting the gate lines to define a display area are formed on an insulating substrate including a display area and a surrounding area. On the surrounding area, a gate driving circuit connected to the gate lines and a logic circuit for VI interposed between the gate driving circuit and the gate line and having several first to third NOR gates are formed. A first input terminal of the first NOR gate of the logic circuit for VI is connected to an output terminal of the gate driving circuit, and a second input terminal thereof is connected to a CON1 terminal, and an output terminal thereof is connected to a first input terminal of the second or the third NOR gate. A second input terminal of the second NOR gate is connected to a CON2 terminal and an output terminal thereof is connected to the gate lines in odd number. A second input terminal of the NOR gate is connected to a CON3 terminal and an output terminal thereof is connected to the gate lines in even number.
-
Citations
6 Claims
-
1. A thin film transistor panel comprising:
-
an insulating substrate having a display area and a surrounding area;
a first signal line formed on the insulating substrate;
a second signal line formed on the insulating substrate and insulated with and intersecting the first signal line to define the display area;
a plurality of driving signal lines formed on the surrounding area of the insulating substrate and connected to a Voff voltage applying terminal;
a plurality of inspection signal lines formed on the surrounding area of the insulating substrate;
a first thin film transistor for inspection having a drain electrode coupled to the first signal line, a source electrode coupled to any one of the inspection signal lines and a gate electrode coupled to any one of the driving signal lines; and
a second thin film transistor for inspection having a drain electrode coupled to the second signal line, a source electrode coupled to any one of the inspection signal lutes and a gate electrode coupled to any one of the driving signal lines. - View Dependent Claims (2, 3, 4, 5, 6)
-
Specification