Semiconductor device including power MOSFET and peripheral MOSFET device having gate electrodes formed in the trenches
First Claim
Patent Images
1. A semiconductor device comprising:
- a semiconductor substrate of a first conductivity type and having a main surface with a first area where a power MOSFET is provided and a second area where a peripheral device is provided;
first and second semiconductor regions of the first conductivity type, respectively provided in the semiconductor substrate at the first area and the second area and having impurity concentrations approximately equal to each other and lower than that of the semiconductor substrate;
first and second trenches respectively extending in the first and second semiconductor regions and having depths approximately equal to each other;
first and second insulating films respectively provided on inner walls of the first and second trenches; and
first and second conductive members respectively filling the first and second trenches with the first and second insulating films interposed therebetween, wherein;
the power MOSFET is composed of the first semiconductor region as a drift region, a base region of a second conductivity type extending in the drift region, a source region of the first conductivity type extending in the base region, the first insulating film as a gate insulating film, and the first conductive member as a gate electrode that extends to face the drift region, the base region, and the source region via the gate insulating layer, and the peripheral device is a MOSFET composed of the second semiconductor region as a well layer, the second insulating film as a gate insulating film, the second conductive member as a gate electrode, source and drain regions provided in the well layer separately from each other, the source and drain regions facing the gate electrode with the gate electrode interposed therebetween.
0 Assignments
0 Petitions
Accused Products
Abstract
First and second trenches are formed on an n+ type substrate at a power MOSFET formation region and a peripheral device formation region, respectively. An n− type epitaxial film, a p type epitaxial film, and an n+ type epitaxial film are deposited on the substrate and in the trenches, and then flattening is performed. As a result, an n− type region is provided in the second trench of the peripheral device formation region. Then, a p type well layer is formed in the n− type region by ion-implantation. Accordingly, a power MOSFET and a peripheral device can been formed at the power MOSFET formation region and the peripheral device formation region easily.
26 Citations
16 Claims
-
1. A semiconductor device comprising:
-
a semiconductor substrate of a first conductivity type and having a main surface with a first area where a power MOSFET is provided and a second area where a peripheral device is provided;
first and second semiconductor regions of the first conductivity type, respectively provided in the semiconductor substrate at the first area and the second area and having impurity concentrations approximately equal to each other and lower than that of the semiconductor substrate;
first and second trenches respectively extending in the first and second semiconductor regions and having depths approximately equal to each other;
first and second insulating films respectively provided on inner walls of the first and second trenches; and
first and second conductive members respectively filling the first and second trenches with the first and second insulating films interposed therebetween, wherein;
the power MOSFET is composed of the first semiconductor region as a drift region, a base region of a second conductivity type extending in the drift region, a source region of the first conductivity type extending in the base region, the first insulating film as a gate insulating film, and the first conductive member as a gate electrode that extends to face the drift region, the base region, and the source region via the gate insulating layer, and the peripheral device is a MOSFET composed of the second semiconductor region as a well layer, the second insulating film as a gate insulating film, the second conductive member as a gate electrode, source and drain regions provided in the well layer separately from each other, the source and drain regions facing the gate electrode with the gate electrode interposed therebetween. - View Dependent Claims (2, 3)
the peripheral device is a first conductivity type channel MOSFET, and further includes a base region of the second conductivity type having a depth approximately equal to that of the base region of the power MOSFET; and
the source and drain regions of the peripheral device are of the first conductivity type and have a depth approximately equal to that of the source region of the power MOSFET.
-
-
3. The semiconductor device according to claim 1, wherein:
-
the peripheral device is a second conductivity type channel MOSFET; and
the source and drain regions of the peripheral device are of the second conductivity type.
-
-
4. A semiconductor device comprising:
-
a semiconductor substrate of a first conductivity type, having a main surface and a back surface;
a power MOSFET formed in the semiconductor substrate; and
a peripheral device formed in the semiconductor substrate, wherein the power MOSFET comprises;
a drift region of the first conductivity type extending in the semiconductor substrate from the main surface in a perpendicular direction with respect to the main surface;
a base region of a second conductivity type extending in the drift region from the main surface in the perpendicular direction;
a source region of the first conductivity type extending in the base region from the main surface in the perpendicular direction;
a trench extending from the main surface in the perpendicular direction, and penetrating the base region from the source region to the drift region;
a gate insulating film provided on an inner wall of the trench; and
a gate electrode provided on a surface of the gate insulating film and filling an inside of the trench, and wherein the peripheral device is a first conductivity type channel MOSFET, and comprises;
a well layer of the first conductivity type extending in the semiconductor substrate from the main surface in the perpendicular direction;
a base region of the second conductivity type extending in the well layer from the main surface in the perpendicular direction;
a semiconductor region of the first conductivity type extending in the base region from the main surface in the perpendicular direction;
a trench extending from the main surface in the perpendicular direction and dividing the semiconductor region into a source region and a drain region;
a gate insulating film provided on an inner wall of the trench; and
a gate electrode provided on a surface of the gate insulating film and filling an inside of the trench. - View Dependent Claims (5, 6, 7, 8, 9, 10, 11)
forming the drift region of the power MOSFET and the well layer of the peripheral device simultaneously;
forming the base region of the power MOSFET and the base region of the peripheral device simultaneously;
forming the source region of the power MOSFET and the semiconductor region of the peripheral device simultaneously;
forming the trench of the power MOSFET and the trench of the peripheral device simultaneously;
forming the gate insulating film of the power MOSFET and the gate insulating film of the peripheral device simultaneously; and
forming the gate electrode of the power MOSFET and the gate electrode of the peripheral device simultaneously.
-
-
6. The semiconductor device according to claim 4, further comprising first and second peripheral devices each of which is the first conductivity type channel MOSFET comprising the well layer, the base region, the semiconductor region divided into the source region and the drain region by the trench, the gate insulating film and the gate electrode, wherein:
the base region of the first peripheral device and the base region of the second peripheral device are electrically separated from each other by an isolation trench extending from the main surface in the perpendicular direction, an insulating film provided on an inner wall of the isolation trench, and a poly silicon layer provided on a surface of the isolation insulating film and filling the isolation trench.
-
7. The semiconductor device according to claim 6, wherein the semiconductor device is manufactured by;
-
forming the trench of each of the first and second peripheral devices and the isolation trench simultaneously;
forming the gate insulating film of each of the first and second peripheral devices and the isolation insulating film simultaneously; and
forming the gate electrode of each of the first and second peripheral devices and the poly silicon layer simultaneously.
-
-
8. The semiconductor device according to claim 4, wherein the peripheral device further includes a second conductivity type channel MOSFET comprising:
-
a trench extending in the well layer from the main surface in the perpendicular direction;
a gate insulating film provided on an inner wall of the trench;
a gate electrode provided on a surface of the gate insulating film and filling the trench;
a source region of the second conductivity type extending in the well layer from the main surface in contact with the gate insulating film at a side of the trench; and
a drain region of the second conductivity type extending in the well layer from the main surface in contact with the gate insulating film at the side of the trench, the drain being separated from the source region.
-
-
9. The semiconductor device according to claim 8, wherein the source region and the drain region of the second conductivity type channel MOSFET are provided at both sides of the trench thereof.
-
10. The semiconductor device according to claim 8, wherein, in the second conductivity type channel MOSFET, the source region surrounds a first end portion of the trench, and the drain region surrounds a second end portion of the trench opposite to the first end portion in a direction parallel to the main surface of the semiconductor substrate.
-
11. The semiconductor device according to claim 4, the power MOSFET further includes a high-concentration contact region of the second conductivity type extending in the base region from the main surface in the perpendicular direction and having an impurity concentration higher than that of the base region.
-
12. A semiconductor device comprising:
-
a semiconductor substrate of a first conductivity type, having a main surface and a back surface;
a power MOSFET formed in the semiconductor substrate; and
a peripheral device formed in the semiconductor substrate, wherein the power MOSFET comprises;
a drift region of the first conductivity type extending in the semiconductor substrate from the main surface in a perpendicular direction with respect to the main surface;
a base region of a second conductivity type extending in the drift region from the main surface in the perpendicular direction;
a source region of the first conductivity type extending in the base region from the main surface in the perpendicular direction;
a trench extending from the main surface in the perpendicular direction, and penetrating the base region from the source region to the drift region, a gate insulating film provided on an inner wall of the trench; and
a gate electrode provided on a surface of the gate insulating film and filling an inside of the trench, and wherein the peripheral device is a second conductivity type channel MOSFET, and comprises;
a well layer of the first conductivity type extending in the semiconductor substrate from the main surface in the perpendicular direction, and having an impurity concentration lower than that of the semiconductor substrate;
a trench extending in the well layer from the main surface in the perpendicular direction;
a gate insulating film provided on an inner wall of the trench;
a gate electrode provided on a surface of the gate insulating film and filling the trench;
a source region of the second conductivity type extending in the well layer from the main surface in contact with the gate insulating film at a side of the trench; and
a drain region of the second conductivity type extending in the well layer from the main surface in contact with the gate insulating film at the side of the trench, the drain region being separated from the source region. - View Dependent Claims (13, 14, 15, 16)
forming the drift region of the power MOSFET and the well layer of the peripheral device simultaneously;
forming the high-concentration contact region of the power MOSFET and the source region and the drain region of the peripheral device simultaneously;
forming the trench of the power MOSFET and the trench of the peripheral device simultaneously;
forming the gate insulating film of the power MOSFET and the gate insulating film of the peripheral device simultaneously; and
forming the gate electrode of the power MOSFET and the gate electrode of the peripheral device simultaneously.
-
-
15. The semiconductor device according to claim 12, wherein the source region and the drain region of the second conductivity type channel MOSFET are provided at both sides of the trench thereof.
-
16. The semiconductor device according to claim 12, wherein, in the second conductivity type channel MOSFET, the source region surrounds a first end portion of the trench, and the drain region surrounds a second end portion of the trench opposite to the first end portion in a direction parallel to the main surface of the semiconductor substrate.
Specification