Gas pulsing for etch profile control
First Claim
Patent Images
1. A method to control etch profile while etching a microelectronics substrate, the method comprising:
- providing an etch chamber and a microelectronics substrate disposed therein; and
pulsing into said etch chamber at least one gas wherein said pulsing imparts a time varying flow rate to said gas for a plurality of periods of said time varying flow rate;
wherein the pulsing provides for the alternating steps of;
etching said microelectronics substrate with said at least one gas; and
forming a deposit with said at least one gas on a side surface of the microelectronics substrate, the deposit preventing additional etching of the side surface of said microelelectronics substrate underneath the deposit;
wherein said pulsing is applied so that said at least one gas does not reach steady state concentration within said etch chamber in said plurality of periods.
8 Assignments
0 Petitions
Accused Products
Abstract
Etch profile control with pulsed gas flow and its applications to etching such as anisotropic etching of high aspect ratio features and etching of self-aligned contact structures in various processes. Pulsing can be applied according to this invention to the flow rate of a gas such as an etchant gas, a gas that leads to the deposition of a protective layer, a gas that modifies the deposition of a protective layer, and a gas that modifies etching.
-
Citations
40 Claims
-
1. A method to control etch profile while etching a microelectronics substrate, the method comprising:
-
providing an etch chamber and a microelectronics substrate disposed therein; and
pulsing into said etch chamber at least one gas wherein said pulsing imparts a time varying flow rate to said gas for a plurality of periods of said time varying flow rate;
wherein the pulsing provides for the alternating steps of;
etching said microelectronics substrate with said at least one gas; and
forming a deposit with said at least one gas on a side surface of the microelectronics substrate, the deposit preventing additional etching of the side surface of said microelelectronics substrate underneath the deposit;
wherein said pulsing is applied so that said at least one gas does not reach steady state concentration within said etch chamber in said plurality of periods.- View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
from about 20% to about 80% duty cycle;
from about 30% to about 70% duty cycle; and
from about 40% to about 60% duty cycle.
-
-
6. The method as defined in claim 1, wherein said at least one gas comprises a gas selected from the group consisting of CHF3, CH2F2, a halogenated hydrocarbon, a hydrofluorocarbon, CO, CO2, O2, Ar, a fluorocarbon, CF4, C4F8, C5F8, BCl3, Cl2.
-
7. The method as defined in claim 1, further comprising flowing a second gas comprising at least one of the gases nitrogen, oxygen and an inert gas into said etch chamber.
-
8. The method as defined in claim 1, wherein said pulsing is controlled with at least one piezoelectric valve.
-
9. The method as defined in claim 1, wherein said etching is a process selected from the group consisting of:
-
an anisotropic self-aligned contact etch; and
an anisotropic high aspect ratio contact etch, wherein the aspect ratio is at least 4 to 1.
-
-
10. The method as defined in claim 1, further comprising flowing nitrogen gas into said etch chamber.
-
11. The method as defined in claim 1, wherein said time varying flow rate varying within a range selected from the group consisting of:
-
between a high flow rate value of about 30 sccm to a low flow rate value of about 15 sccm;
between a high flow rate value of about 27 sccm to a low flow rate value of about 18 sccm;
between a high flow rate value of about 25 sccm to a low flow rate value of about 20 sccm;
between a low flow rate value of about 20 sccm to a high flow rate value of about 30 sccm; and
between a low flow rate value of about 15 sccm to a high flow rate value of about 20 sccm.
-
-
12. The method as defined in claim 11, wherein each of the high and low flow rate values has about the same time duration.
-
13. The method as defined in claim 1, further comprising flowing an etchant gas into said etch chamber.
-
14. The method as defined in claim 13, wherein said etchant gas is selected from the group consisting of a polymer forming gas, an etching gas, and a fluorocarbon.
-
15. The method as defined in claim 1, wherein:
-
said gas is a protective layer forming gas, wherein the protective layer comprises a polymer;
said microelectronics substrate has at least an oxide layer; and
said gas selectively removes at least a portion of said oxide layer and a vertical profile in said oxide layer.
-
-
16. The method as defined in claim 15, wherein said oxide layer comprises BPSG.
-
17. The method as defined in claim 1, wherein said layered substrate comprises a thermal oxide layer disposed on a silicon layer.
-
18. The method as defined in claim 17, wherein said etching halts on said thermal oxide layer disposed on said silicon layer.
-
19. The method as defined in claim 1, further comprising, prior to providing said etch chamber, patterning a layered substrate with a photoresist mask to form said microelectronics substrate.
-
20. The method as defined in claim 19, wherein said layered substrate comprises an oxide layer and a nitride layer disposed on a silicon layer.
-
21. The method as defined in claim 20, wherein said etching halts on said silicon layer.
-
22. The method as defined in claim 19, wherein said layered substrate comprises at least an oxide layer;
- the method further comprising flowing an etchant gas into said etch chamber, wherein said etchant gas selectively removes at least a portion of said oxide layer.
-
23. A method of etching oxide using a polymer, the method comprising:
-
disposing a patterned semiconductor substrate in a high density plasma etcher, said substrate comprising a silicon layer with a gate stack structure disposed thereon, said gate stack structure being encapsulated by silicon nitride, and layered with an oxide;
providing a hydrofluorocarbon gas into said high density etcher;
selectively removing portions of said oxide by pulsing a fluorocarbon gas;
wherein;
said pulsing imparts a time varying flow rate to said fluorocarbon gas for a plurality of periods of said time varying flow rate, wherein said hydrofluorocarbon gas is pulsed in a range from about 0 sccm to about 25 sccm and is at least intermittently at a higher concentration than said fluorocarbon gas;
said hydrofluorocarbon gas removes portions of said oxide; and
said fluorocarbon gas forms a protective layer; and
wherein the pulsing of said fluorocarbon gas causes said hydrofluorocarbon gas to have cyclical concentrations within said high density etcher.- View Dependent Claims (24, 25)
-
-
26. A etching method comprising:
-
forming a photoresist pattern on a microelectronics substrate that includes both an oxide layer and a nitride layer disposed on a silicon layer;
providing an etch chamber and said microelectronics substrate disposed therein;
pulsing into said etch chamber at least one gas suitable for forming a deposit on at least a portion of said microelectronics substrate, wherein;
said deposit is selected from the group consisting of an oxide film, a resist, a multi-layer resist, a metal, a metal alloy, an aluminum alloy, a refractory metal, tungsten, an electrical conductor, polysilicon, and at least one polysilicide;
said at least one gas comprises a gas selected from the group consisting of a halogenated hydrocarbon, and a fluorocarbon;
said pulsing imparts a time varying flow rate to said gas for a plurality of periods of said time varying flow rate;
said pulsing is applied at a duty cycle range selected from the group consisting of;
from about 20% to about 80% duty cycle;
from about 30% to about 70% duty cycle; and
from about 40% to about 60% duty cycle;
said time varying flow rate varies within a range selected from the group consisting of;
between a high flow rate value of about 30 sccm to a low flow rate value of about 15 sccm;
between a high flow rate value of about 27 sccm to a low flow rate value of about 18 sccm;
between a high flow rate value of about 25 sccm to a low flow rate value of about 20 sccm;
between a high flow rate value of about 20 sccm to a low flow rate value of about 30 sccm; and
between a high flow rate value of about 15 sccm to a low flow rate value of about 20 sccm;
etching said microelelectronics substrate with said a second gas during said pulsing, wherein;
wherein said second gas is at least intermittently at a higher concentration than said first gas;
said etching halts on said silicon layer;
said second gas is selected from the group consisting of a polymer forming gas, a polymer etching gas, and a fluorocarbon; and
said second gas selectively removes at least a portion of said oxide layer. - View Dependent Claims (27, 28, 29)
-
-
30. An etching method comprising:
-
exposing a substrate to a plurality of gases, wherein at least one of said gases is pulsed and said pulsing imparts a time varying flow rate to said at least one gas for a plurality of periods of said time varying flow rate; and
whereinat least one of said gases comprises an etchant gas selected from the group consisting of a hydrofluorocarbon and a fluorocarbon; and
at least one of said gases comprises a polymer forming gas for depositing a protective layer, wherein said etchant gas is at least intermittently at a higher concentration than said polymer forming gas. - View Dependent Claims (31, 32, 33, 34, 35)
at least one of said gases comprises a gas that modifies the deposition of said protective layer; - and
at least one of said gases comprises an etch modifying gas.
-
-
34. The method as defined in claim 33, wherein said gas that modifies the deposition of a protective layer is selected from the group consisting of CO, CO2, and O2.
-
35. The method as defined in claim 33, wherein said etch modifying gas is selected from the group consisting of BCl3 and Cl2.
-
36. A method to control etch profile while etching a microelectronics substrate, the method comprising:
-
providing an etch chamber and a microelectronics substrate disposed therein;
pulsing into said etch chamber a carbon containing polymer gas suitable for;
forming a deposit on at least a portion of said microelectronics substrate; and
etching said microelelectronics substrate;
wherein said pulsing imparts a time varying flow rate to said gas for a plurality of periods of said time varying flow rate, thereby causing said gas to alternately form a deposit on at least a portion of said microelectronics substrate and etch said microelelectronics substrate and wherein said pulsing is applied so that said carbon containing polymer gas does not reach steady state concentration within said etch chamber in said plurality of periods.- View Dependent Claims (37, 38)
-
-
39. A method to provide increased gas flow rate tolerances while etching a microelectronics substrate, the method comprising:
-
providing an etch chamber and a microelectronics substrate disposed therein;
providing at least one gas for introduction into the etch chamber, the at least one gas capable of both etching the microelelectronics substrate and forming a deposit on a side surface of the microelectronics substrate, wherein use of the at least one gas at a uniform flow rate provides a desired etch profile in the microelectronics substrate at a flow rate selected within a first process window; and
pulsing into the etch chamber the at least one gas wherein the pulsing imparts a time varying flow rate to the gas for a plurality of periods of the time varying flow rate, wherein the pulsing provides for the alternating steps of;
etching the microelelectronics substrate with the at least one gas; and
forming a deposit with the at least one gas on a side surface of the microelectronics substrate, the deposit preventing additional etching of the side surface of the microelelectronics substrate underneath the deposit;
wherein the pulsing enables the selection of flow rates from within a second process window that is larger than the first process window while still providing the desired etch profile in the microelectronics substrate.- View Dependent Claims (40)
-
Specification