×

I/O node for a computer system including an integrated graphics engine

  • US 6,791,554 B1
  • Filed: 12/27/2001
  • Issued: 09/14/2004
  • Est. Priority Date: 12/27/2001
  • Status: Active Grant
First Claim
Patent Images

1. An input/output node for a computer system, said input/output node comprising:

  • a first transceiver unit implemented on an integrated circuit chip, wherein said first transceiver unit is configured to receive first packet transactions and to transmit second packet transactions on a first link of a packet bus;

    a second transceiver unit implemented on said integrated circuit chip, wherein said second transceiver unit is coupled to receive said second packet transactions and to transmit said first packet transactions on a second link of said packet bus;

    a packet tunnel implemented on said integrated circuit chip, wherein said packet tunnel is coupled to convey selected ones of said first and said second packet transactions between said first transceiver unit and said second transceiver unit;

    a graphics engine implemented on said integrated circuit chip, wherein said graphics engine is coupled to receive graphics packet transactions from said first transceiver unit and is configured to render digital image information in response to receiving said graphics packet transactions; and

    a graphics interface implemented on said integrated circuit chip, wherein said graphics interface is coupled to receive additional graphics packet transactions from said first transceiver unit and configured to translate said additional graphics packet transactions into transactions suitable for transmission upon a graphics bus.

View all claims
  • 6 Assignments
Timeline View
Assignment View
    ×
    ×