I/O node for a computer system including an integrated graphics engine
First Claim
1. An input/output node for a computer system, said input/output node comprising:
- a first transceiver unit implemented on an integrated circuit chip, wherein said first transceiver unit is configured to receive first packet transactions and to transmit second packet transactions on a first link of a packet bus;
a second transceiver unit implemented on said integrated circuit chip, wherein said second transceiver unit is coupled to receive said second packet transactions and to transmit said first packet transactions on a second link of said packet bus;
a packet tunnel implemented on said integrated circuit chip, wherein said packet tunnel is coupled to convey selected ones of said first and said second packet transactions between said first transceiver unit and said second transceiver unit;
a graphics engine implemented on said integrated circuit chip, wherein said graphics engine is coupled to receive graphics packet transactions from said first transceiver unit and is configured to render digital image information in response to receiving said graphics packet transactions; and
a graphics interface implemented on said integrated circuit chip, wherein said graphics interface is coupled to receive additional graphics packet transactions from said first transceiver unit and configured to translate said additional graphics packet transactions into transactions suitable for transmission upon a graphics bus.
6 Assignments
0 Petitions
Accused Products
Abstract
An I/O node for a computer system including an integrated graphics engine. An input/output node is implemented upon an integrated circuit chip. The I/O node includes a first transceiver unit, a second transceiver unit, a packet tunnel, a graphics engine and a graphics interface. The first transceiver unit may receive and transmit packet transactions on a first link of a packet bus and the second transceiver unit may receive and transmit packet transactions on a second link. The packet tunnel may convey selected packet transactions between the first and the second transceiver unit. The graphics engine may receive graphics packet transactions from the first transceiver unit and may render digital image information in response to receiving the graphics transactions. The graphics interface may receive additional graphics packet transactions from the first transceiver unit and may translate the additional graphics packet transactions into transactions suitable for transmission upon a graphics bus.
-
Citations
27 Claims
-
1. An input/output node for a computer system, said input/output node comprising:
-
a first transceiver unit implemented on an integrated circuit chip, wherein said first transceiver unit is configured to receive first packet transactions and to transmit second packet transactions on a first link of a packet bus;
a second transceiver unit implemented on said integrated circuit chip, wherein said second transceiver unit is coupled to receive said second packet transactions and to transmit said first packet transactions on a second link of said packet bus;
a packet tunnel implemented on said integrated circuit chip, wherein said packet tunnel is coupled to convey selected ones of said first and said second packet transactions between said first transceiver unit and said second transceiver unit;
a graphics engine implemented on said integrated circuit chip, wherein said graphics engine is coupled to receive graphics packet transactions from said first transceiver unit and is configured to render digital image information in response to receiving said graphics packet transactions; and
a graphics interface implemented on said integrated circuit chip, wherein said graphics interface is coupled to receive additional graphics packet transactions from said first transceiver unit and configured to translate said additional graphics packet transactions into transactions suitable for transmission upon a graphics bus. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A computer system comprising:
-
a processor;
a packet bus including a first link and a second link, wherein said first link is coupled to said processor; and
an input/output node coupled to said first link and to said second link, said input/output node including;
a first transceiver unit implemented on an integrated circuit chip, wherein said first transceiver unit is configured to receive first packet transactions and to transmit second packet transactions on said first link of said packet bus;
a second transceiver unit implemented on said integrated circuit chip, wherein said second transceiver unit is coupled to receive said second packet transactions and to transmit said first packet transactions on said second link of said packet bus;
a packet tunnel implemented on said integrated circuit chip, wherein said packet tunnel is coupled to convey selected ones of said first and said second packet transactions between said first transceiver unit and said second transceiver unit;
a graphics engine implemented on said integrated circuit chip, wherein said graphics engine is coupled to receive graphics packet transactions from said first transceiver unit and is configured to render digital image information in response to receiving said graphics packet transactions; and
a graphics interface implemented on said integrated circuit chip, wherein said graphics interface is coupled to receive additional graphics packet transactions from said first transceiver unit and configured to translate said additional graphics packet transactions into transactions suitable for transmission upon a graphics bus. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15)
-
-
16. An input/output node for a computer system, said input/output node comprising:
-
a first transceiver unit implemented on an integrated circuit chip, wherein said first transceiver unit is configured to receive first packet transactions and to transmit second packet transactions on a first link of a packet bus;
a second transceiver unit implemented on said integrated circuit chip, wherein said second transceiver unit is coupled to receive said second packet transactions and to transmit said first packet transactions on a second link of said packet bus;
a packet tunnel implemented on said integrated circuit chip, wherein said packet tunnel is coupled to convey selected ones of said first and said second packet transactions between said first transceiver unit and said second transceiver unit;
a graphics interface implemented on said integrated circuit chip, wherein said graphics interface is coupled to receive graphics packet transactions from said first transceiver unit and configured to translate said graphics packet transactions into graphics transactions suitable for transmission upon a graphics bus; and
a graphics engine implemented on said integrated circuit chip, wherein said graphics engine is coupled to said graphics bus and configured to receive said graphics transactions from said graphics interface. - View Dependent Claims (17, 18, 19, 20, 21, 22)
-
-
23. A computer system comprising:
-
a processor;
a packet bus including a first link and a second link, wherein said first link is coupled to said processor; and
an input/output node coupled to said first link and to said second link, said input/output node including;
a first transceiver unit implemented on an integrated circuit chip, wherein said first transceiver unit is configured to receive first packet transactions and to transmit second packet transactions on said first link of said packet bus;
a second transceiver unit implemented on said integrated circuit chip, wherein said second transceiver unit is coupled to receive said second packet transactions and to transmit said first packet transactions on said second link of said packet bus;
a packet tunnel implemented on said integrated circuit chip, wherein said packet tunnel is coupled to convey selected ones of said first and said second packet transactions between said first transceiver unit and said second transceiver unit;
a graphics interface implemented on said integrated circuit chip, wherein said graphics interface is coupled to receive graphics packet transactions from said first transceiver unit and configured to translate said graphics packet transactions into graphics transactions suitable for transmission upon a graphics bus; and
a graphics engine implemented on said integrated circuit chip, wherein said graphics engine is coupled to said graphics bus and configured to receive said graphics transactions from said graphics interface. - View Dependent Claims (24, 25, 26, 27)
-
Specification