Single package multi-chip RF power amplifier
First Claim
1. A multi-chip power amplifier comprising:
- a) a housing having a plurality of input leads and a plurality of output leads, b) a plurality of semiconductor chips mounted in the housing, each chip comprising a transistor amplifier, c) a plurality of first matching networks with each matching network being in the housing and coupling a semiconductor chip to an input lead, and d) a plurality of second matching networks with each network being in the housing and coupling a semiconductor chip to an output lead whereby each chip has its own input lead and output lead.
3 Assignments
0 Petitions
Accused Products
Abstract
Disclosed are a multi-chip power amplifier comprising a plurality chips with each chip being a transistor amplifier, and a housing in which all of the semiconductor chips are mounted. A plurality of input leads extend into the housing and a plurality of output leads extend from the housing. A plurality of first matching networks couple a semiconductor chip to an input lead and a plurality of second matching networks couple each semiconductor chip to an output lead whereby each chip has its own input lead and output lead. By providing all amplifier chips within a single housing with matching networks within the housing coupling the chips to the input and output leads, manufacturing cost is reduced and the overall package footprint on a mounting substrate is reduced. Further, the close proximity of the chips within the housing reduces phase differences among signals in the semiconductor chips.
-
Citations
20 Claims
-
1. A multi-chip power amplifier comprising:
-
a) a housing having a plurality of input leads and a plurality of output leads, b) a plurality of semiconductor chips mounted in the housing, each chip comprising a transistor amplifier, c) a plurality of first matching networks with each matching network being in the housing and coupling a semiconductor chip to an input lead, and d) a plurality of second matching networks with each network being in the housing and coupling a semiconductor chip to an output lead whereby each chip has its own input lead and output lead. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
a bipolar transistor having collector, base, and emitter elements, a first matching network coupling a base element to an input lead and a second matching network coupling a collector element to an output lead.
-
-
6. The multi-chip power amplifier as defined by claim 5 wherein the bipolar transistor comprises a silicon bipolar transistor.
-
7. The multi-chip power amplifier as defined by claim 5 wherein the bipolar transistor comprises a III-V heterojunction bipolar transistor.
-
8. The multi-chip power amplifier as defined by claim 5 wherein the bipolar transistor comprises a HEMT.
-
9. The multi-chip power amplifier as defined by claim 1 wherein the power amplifier is a Doherty amplifier wherein one chip provides a carrier amplifier and at least one chip provides a peak amplifier.
-
10. The multi-chip power amplifier as defined by claim 9 wherein a plurality of chips provide peak amplifiers with each peak amplifier being biased to sequentially activate in amplifying an input signal depending on input signal amplitude.
-
11. An amplifier circuit comprising:
-
a) a signal splitter for splitting an input signal into N signals, b) a housing including N transistor amplifier chips mounted therein with N-input leads and N-output leads, c) input coupling means coupling the N signals to the N-input leads, d) input matching networks within the housing coupling each of the N-input leads to one of the N transistor amplifier chips, and e) N-output matching networks within the housing coupling each of the N-output leads to one of the N transistor amplifier chips. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification