Multiple value self-calibrated termination resistors
First Claim
Patent Images
1. A termination circuit for providing a self-calibrating resistance, comprising:
- a resistor circuit, comprising;
a first passive resistive element connected between a common mode voltage and an intermediate node;
a second passive resistive element connected between the intermediate node and a signal node; and
an active resistive element connected in parallel with the first passive resistive element, the active resistive element having a control terminal to receive a control signal; and
a control circuit for generating the control signal, the control signal for tuning the resistance of the resistor circuit to a desired value.
2 Assignments
0 Petitions
Accused Products
Abstract
A termination resistor circuit includes a first and second passive resistive elements coupled in series between a common mode voltage and a signal node, and a plurality of active resistive elements coupled in parallel with the first passive resistive element. The active resistive elements may be selectively enabled by corresponding control signals to provide various numbers of parallel resistances across the first passive resistive element, thereby tuning the termination resistor circuit to a desired resistance value.
58 Citations
20 Claims
-
1. A termination circuit for providing a self-calibrating resistance, comprising:
-
a resistor circuit, comprising;
a first passive resistive element connected between a common mode voltage and an intermediate node;
a second passive resistive element connected between the intermediate node and a signal node; and
an active resistive element connected in parallel with the first passive resistive element, the active resistive element having a control terminal to receive a control signal; and
a control circuit for generating the control signal, the control signal for tuning the resistance of the resistor circuit to a desired value. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
an NMOS transistor connected between the common mode voltage and the intermediate node, and having a gate to receive a corresponding bit of the control signal; and
a PMOS transistor connected between the common mode voltage and the intermediate node, and having a gate to receive a complement of the corresponding bit of the control signal.
-
-
3. The termination circuit of claim 2, further comprising:
a plurality of the resistor circuits coupled in parallel with one another, each further comprising a CMOS enable gate coupled between the common mode voltage and the first passive resistive element and having a control terminal to receive a corresponding select signal.
-
4. The termination circuit of claim 3, wherein each of the select signals enables or disables a corresponding resistor circuit.
-
5. The termination circuit of claim 4, wherein the select signals collectively determine a desired resistance for the termination circuit.
-
6. The termination circuit of claim 2, wherein the control circuit selectively asserts the control signal bits to tune the resistor circuit to the desired value.
-
7. The termination circuit of claim 1, wherein the first and second passive resistive elements comprise polysilicon thin film resistors.
-
8. The termination circuit of claim 1, wherein the control circuit comprises a bandgap reference circuit.
-
9. The termination circuit of claim 1, wherein the active resistive element comprises a transistor connected between the common mode voltage and the intermediate node, and having a gate to receive the control signal.
-
10. The termination circuit of claim 1, wherein the active resistive element includes a CMOS pass gate, comprising:
-
an NMOS transistor connected between the common mode voltage and the intermediate node, and having a gate to receive the control signal; and
a PMOS transistor connected between the common mode voltage and the intermediate node, and having a gate to receive a complement of the control signal.
-
-
11. The termination circuit of claim 1, wherein the active resistive element comprises:
a plurality of transistors, each connected in parallel between the common mode voltage and the intermediate node, and each having a gate to receive a corresponding bit of the control signal.
-
12. A termination circuit for providing an adjustable, self-calibrating resistance including a plurality of resistor circuits coupled in parallel, each comprising:
-
a first polysilicon resistor connected between a common mode voltage and an intermediate node;
a second polysilicon resistor connected between the intermediate node and a signal node;
a plurality of pass gates coupled in parallel with the first polysilicon resistor, each pass gate having a control terminal to receive a corresponding control signal; and
an enable select circuit for selectively enabling the resistor circuit in response to a corresponding select signal. - View Dependent Claims (13, 14, 15, 16, 17)
the control signals tune each resistor circuit to a desired value; and
the select signals select the desired value from a plurality of predetermined values.
-
-
18. A method for providing a selectable and self-calibrating resistance, comprising:
-
providing a termination resistor circuit that includes a passive resistance having first and second portions with a plurality of active resistances coupled in parallel with the first portion of the passive resistance; and
selectively enabling the active resistances in response to a plurality of control signals to tune the resistance to a desired value. - View Dependent Claims (19, 20)
coupling a plurality of the termination resistor circuits in parallel with each other; and
selectively enabling the termination resistor circuits in response to a plurality of select signals to select the desired value from a plurality of predetermined values.
-
-
20. The method of claim 18, wherein the selectively enabling comprises:
-
enabling a first number of the termination resistor circuits to select a first predetermined resistance value; and
enabling a second number of the termination resistor circuits select a second predetermined resistance value that is different from the first predetermined value, wherein the first number is different than the second number.
-
Specification