High power, wide bandwidth operational amplifier
First Claim
Patent Images
1. An amplifier architecture comprising:
- an input port to which a signal to be amplified is coupled;
an output port from which an amplified signal is derived;
a first amplification path coupled between said input port and said output port and including a first gain stage and an output transistor having a control input terminal coupled to said first gain stage and an output terminal coupled to said output port, said first amplification path being operative to compensate for an offset voltage component in said amplified signal associated with said output transistor;
a second amplification path coupled between said input port and said output port and being operative to correct for long term drift errors in said main amplification path; and
a third amplification path coupled between said input port and said output port and being operative to correct for high frequency transient effects in said main amplification path.
8 Assignments
0 Petitions
Accused Products
Abstract
A high bandwidth operational amplifier architecture has three control loops, which are combined via a voltage-follower-configured field effect transistor. The first control loop is an instantaneous main amplification path and employs positive feedback-based Vgs correction of the output transistor. The second control loop has a bandwidth considerably lower than the first loop and employs negative feedback to correct for long term drift errors. The third control loop, utilizing negative feedback, is a fast path having a bandwidth that overlaps the bandwidth of the first control loop, and corrects for overshoot and undershoot in the main amplification path.
69 Citations
18 Claims
-
1. An amplifier architecture comprising:
-
an input port to which a signal to be amplified is coupled;
an output port from which an amplified signal is derived;
a first amplification path coupled between said input port and said output port and including a first gain stage and an output transistor having a control input terminal coupled to said first gain stage and an output terminal coupled to said output port, said first amplification path being operative to compensate for an offset voltage component in said amplified signal associated with said output transistor;
a second amplification path coupled between said input port and said output port and being operative to correct for long term drift errors in said main amplification path; and
a third amplification path coupled between said input port and said output port and being operative to correct for high frequency transient effects in said main amplification path. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. An amplifier architecture comprising:
-
an input port to which a signal to be amplified is coupled;
an output port from which an amplified signal is derived;
a first amplification path coupled between said input port and said output port and including a first gain stage;
an output transistor coupled in voltage follower configuration having a control terminal coupled to said first gain stage and an output terminal coupled to said output port;
a first, positive feedback compensation loop, coupled between said output transistor and said input port, and being operative to feed back a voltage representative of an offset voltage between said control terminal and said output terminal to said input port, so as to be combined with said signal to be amplified and applied to said first gain stage, and compensate for said offset voltage in said amplified signal;
a second, negative feedback loop, coupled between said output port and said input port, and being operative to feed back said amplified signal to said input port, so as to be combined with said signal to be amplified and being applied to a second gain stage, said second gain stage having an output thereof combined with the output of said first gain stage for application to said control electrode of said transistor; and
a third, fast path utilizing negative feedback coupled between said input port and said output port, and being operative to amplify said input signal by way of a third gain stage, said third gain stage having an output thereof coupled to said output port, so as to be combined with signals amplified by said first and second gain stages and provided at said output terminal of said output transistor. - View Dependent Claims (10, 11, 12, 13)
-
-
14. A method of controlling the operation of a voltage follower-configured output transistor having a control electrode thereof coupled to receive a signal to be amplified thereby and an output electrode thereof providing an amplified signal, said method comprising the steps of:
-
(a) coupling a signal to be amplified to a first gain stage an output of which is coupled to said control electrode;
(b) combining a voltage representative of an offset voltage between said control electrode and said output electrode with said signal to be amplified so as to compensate for said offset voltage in said amplified signal;
(c) differentially combining said amplified signal with said signal to be amplified via a second gain stage to produce a difference signal and coupling said difference signal with the output of said first gain stage for application to said control electrode of said transistor; and
(d) coupling said signal to be amplified to a third gain stage an output of which is coupled to said output port and combined thereby with said amplified signal. - View Dependent Claims (15, 16, 17, 18)
-
Specification