Method and apparatus for a burst write in a shared bus architecture
First Claim
1. A method comprising:
- detecting a write data burst;
determining if at least one memory unit is available to receive the write data burst;
writing the write data burst to the at least one memory unit if the at least one memory unit is available to receive data;
storing a first portion of the write data burst in a buffer, concurrently with activating the at least one memory unit to receive data, if the at least one memory unit is not available to receive data;
writing a second portion of the write data burst to the at burst one memory unit when the at least one memory unit is available to receive date without storing the second portion in the buffer; and
writing the first portion of the write data burst from the buffer to the at least one memory unit after writing the second portion of the write data burst.
13 Assignments
0 Petitions
Accused Products
Abstract
A method and apparatus for a burst mode write in a shared bus architecture comprising detecting a write data burst, determining if at least one memory unit is available to receive the write data burst, writing the write data burst to the at least one memory unit if the at least one memory unit is available to receive data. Storing a first portion of the write data burst in a buffer, concurrently with activating the at least one memory unit to receive data, if the at least one memory unit is not available to receive data; writing a second portion of the write data burst to the at least one memory unit when the at least one memory unit is available to receive data, and writing the first portion of the write data burst from the buffer to the at least one memory unit after writing the second portion of the write data burst.
35 Citations
31 Claims
-
1. A method comprising:
-
detecting a write data burst;
determining if at least one memory unit is available to receive the write data burst;
writing the write data burst to the at least one memory unit if the at least one memory unit is available to receive data;
storing a first portion of the write data burst in a buffer, concurrently with activating the at least one memory unit to receive data, if the at least one memory unit is not available to receive data;
writing a second portion of the write data burst to the at burst one memory unit when the at least one memory unit is available to receive date without storing the second portion in the buffer; and
writing the first portion of the write data burst from the buffer to the at least one memory unit after writing the second portion of the write data burst. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. An apparatus comprising:
-
a circuit to detect a write data burst to at least one memory units to determine if the at least one memory unit is available to receive data, and to write the write data burst to the at least one memory unit if the at least one memory unit is available to receive data;
a buffer communicatively coupled to the circuit to temporarily store a first portion of the write data burst if the at least one memory unit is not available to receive data; and
the circuit to concurrently detect availability of the memory unit, to activate the at least one memory unit to store a second portion of the write data burst without storing the second portion in the buffer, the circuit to further store the first portion of the write data burst from the buffer to the at least one memory unit after storing the second portion of the write data burst in the at least one memory unit when the at least one memory unit is available to receive date. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
-
17. An apparatus comprising:
-
means for detecting a write data burst means for determining if at least one memory unit is available to receive the write data burst;
means for writing the write data burst to the at least one memory unit if the at least one memory unit is available to receive data;
means for storing a first portion of the write data burst in a buffer, concurrently with activating the at least one memory unit to receive data, if the at least one memory unit is not available to receive data;
means for writing a second portion of the write data burst to the at least one memory unit when the at least one memory unit is available to receive data without storing the second portion in the buffer; and
means for writing the first portion of the write data burst from the buffer to the at least one memory unit after writing the second portion of the write data burst. - View Dependent Claims (18, 19)
-
-
20. A computer system comprising:
-
a memory controller to detect a write data burst to at least one memory unit, to determine if the at least one memory unit is available to receive data, and to write the write data burst to the at least one memory unit if the at least one memory unit is available to receive data;
a buffer communicatively coupled to the memory controller to temporarily store a first portion of the write data burst if the at least one memory unit is not available to receive data; and
the memory controller to concurrently detect availability of the memory unit, to activate the at least one memory unit to store a second portion of the write data burst without storing the second portion in the buffer, the circuit to further store the first portion of the write data burst from the buffer to the at least one memory unit after storing the second portion of the write data burst in the at least one memory unit when the at least one memory unit is available to receive data. - View Dependent Claims (21, 22, 23)
-
-
24. An article of manufacture comprising:
-
a machine-accessible mediums including instructions that when executed by a machine, causes said machine to perform operations comprising;
detecting a write data burst;
determining if at least one memory unit is available to receive the write data burst;
writing the write data burst to the at least one memory unit if the at least one memory unit is available to receive data;
storing a first portion of the write data burst in a buffer, concurrently with activating the at least one memory unit to receive data, if the at least one memory unit is not available to receive data;
writing a second portion of the write data burst to the at least one memory unit when the at least one memory unit is available to receive data without storing the second portion in the buffer; and
writing the first portion of the write data burst from the buffer to the at least one memory unit after writing the second portion of the write data burst. - View Dependent Claims (25, 26, 27)
-
-
28. An apparatus comprising:
-
a register to store address information of a memory unit that is available to receive data;
a comparator to compare address information from the register with address information of a memory unit that is being accessed, the output of the comparator to drive a finite state machine;
a buffer, communicatively coupled to the FSM to temporarily store a first portion of a write data burst if memory is not available to receive data;
the FSM to enable the memory being accessed if the memory is not available to receive data, the memory to store a second portion of the sprite data burst when the memory being accessed is available to receive data without storing the second portion in the buffer; and
the finite state machine to store the first portion of the write data burst from the buffer to the memory being accessed after storing the second portion of the write data burst. - View Dependent Claims (29, 30, 31)
-
Specification