Integrated circuit for code acquisition
First Claim
Patent Images
1. A semiconductor integrated circuit for processing a received broadcast signal of a type having a known digital code to acquire the signal, the semiconductor integrated circuit comprising:
- a digital sampler configured to sample the received broadcast signal to produce a serial digital bit stream at a first clock rate;
a sample reducer arranged to receive the serial digital bit stream and to combine groups of N samples to produce a reduced serial digital bit stream;
a serial to parallel converter arranged to convert the reduced serial digital bit stream to a parallel bit stream of words comprising M bits, and to output the M bit words at a second clock rate being higher than the first clock rate; and
a correlator arrangement arranged to receive the parallel bit stream of M bit words and to correlate in parallel with a locally generated version of the known digital code by correlating one of the M bit words of the parallel bit stream with an M bit word of the locally generated version of the known digital code every cycle of the second clock, wherein an increase in throughput correlation speed is achieved.
4 Assignments
0 Petitions
Accused Products
Abstract
A semiconductor integrated circuit for processing a plurality of received broadcast signals, such as GPS signals, is operable in two modes: acquisition and tracking. In an acquisition mode, a separate acquisition engine is used which includes a sample reducer for combining samples of a received signal for correlation with a locally generated version of a GPS code. A serial to parallel converter converts the reduced samples to parallel words which are correlated in parallel with locally generated words of the GPS code.
31 Citations
35 Claims
-
1. A semiconductor integrated circuit for processing a received broadcast signal of a type having a known digital code to acquire the signal, the semiconductor integrated circuit comprising:
-
a digital sampler configured to sample the received broadcast signal to produce a serial digital bit stream at a first clock rate;
a sample reducer arranged to receive the serial digital bit stream and to combine groups of N samples to produce a reduced serial digital bit stream;
a serial to parallel converter arranged to convert the reduced serial digital bit stream to a parallel bit stream of words comprising M bits, and to output the M bit words at a second clock rate being higher than the first clock rate; and
a correlator arrangement arranged to receive the parallel bit stream of M bit words and to correlate in parallel with a locally generated version of the known digital code by correlating one of the M bit words of the parallel bit stream with an M bit word of the locally generated version of the known digital code every cycle of the second clock, wherein an increase in throughput correlation speed is achieved. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25)
-
-
26. A system to process a received signal of a type having a digital code, the system comprising:
-
a sampler unit to sample the received signal to produce a serial digital bit stream at a first clock rate;
a sample reducer unit coupled to the sampler unit to receive the serial digital bit stream and to combine groups of samples to produce a reduced serial digital bit stream;
a converter unit coupled to the sample reducer unit to convert the reduced serial digital bit stream to a parallel bit stream of words and to output the words at a second clock rate; and
a correlator unit coupled to the converter unit to receive the parallel bit stream of words and to correlate one of the words in parallel with a word of the digital code for a plurality of cycles of the second clock rate. - View Dependent Claims (27, 28, 29, 30)
-
-
31. A method to process a received signal of a type having a digital code, the method comprising:
-
sampling the received signal to produce a serial digital bit stream at a first clock rate;
combining groups of samples to produce a reduced serial digital bit stream;
converting the reduced serial digital bit stream to a parallel bit stream of words and outputting the words at a second clock rate; and
correlating one of the words in parallel with a word of the digital code for a plurality of cycles of the second clock rate to increase correlation throughput. - View Dependent Claims (32, 33)
-
-
34. A system for processing a received signal of a type having a digital code, the system comprising:
-
a means for sampling the received signal to produce a serial digital bit stream at a first clock rate;
a means for combining groups of samples to produce a reduced serial digital bit stream;
a means for converting the reduced serial digital bit stream to a parallel bit stream of words and outputting the words at a second clock rate; and
a means for correlating one of the words in parallel with a word of the digital code for a plurality of cycles of the second clock rate to increase correlation throughput. - View Dependent Claims (35)
-
Specification