Method and circuit for generating constant slew rate output signal
First Claim
1. An output buffer configured for us within DRAM applications, said output buffer comprising:
- an output driver circuit configured for providing an output signal for said output buffer; and
a slew rate control circuit coupled to said output driver circuit an configured for receiving a drive input signal and for controlling a slew rate of said drive input signal based on a level of voltage provided from a power supply to said output driver circuit, wherein increases in said level of voltage decrease said slew rate and decreases in said level of voltage increase said slew rate.
8 Assignments
0 Petitions
Accused Products
Abstract
An improved output buffer having a substantially constant slew rate comprises a slew rate control circuit and an output driver circuit. The slew rate control circuit is configured at the input terminals of the output driver circuit to suitably control the slew rate of the input signal for the output driver circuit based on the level of voltage of a power supply for the output driver circuit. For increases in the voltage of the power supply, the slew rate of the input signal of the output driver circuit is decreased, while for decreases in the voltage of the power supply, the slew rate of the input signal of the output driver circuit is increased, such that the variation of the slew rate of the output signal of the output buffer is significantly reduced.
29 Citations
59 Claims
-
1. An output buffer configured for us within DRAM applications, said output buffer comprising:
-
an output driver circuit configured for providing an output signal for said output buffer; and
a slew rate control circuit coupled to said output driver circuit an configured for receiving a drive input signal and for controlling a slew rate of said drive input signal based on a level of voltage provided from a power supply to said output driver circuit, wherein increases in said level of voltage decrease said slew rate and decreases in said level of voltage increase said slew rate. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. An output buffer configured for use in memory applications, said output buffer comprising:
-
an output driver circuit configured for providing an output signal for said output buffer, wherein said output driver circuit comprises;
a pull-up transistor having an input terminal connected to a power supply; and
a pull-down transistor having an input terminal connected to a ground connection, an output terminal coupled to an output terminal of said pull-up transistor; and
a slew rate control circuit coupled to control terminals of said pull-up transistor and said pull-down transistor of said output driver circuit and configure for controlling a slew rate of a drive input signal. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. An output buffer configured for use within DRAM applications, said output buffer comprising:
-
a predriver circuit configured for providing a drive input signal; and
a slew rate control circuit coupled to said predriver circuit and configured for controlling a slew rate of said drive input signal based on a level of voltage in a power supply, wherein said slew rate control circuit comprises;
a first amplifier circuit configured for controlling a slew rate of a pull-up input signal; and
a second amplifier circuit configured for controlling a slew rate of a pull-down input signal. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22, 23)
-
-
24. A slew rate control circuit for controlling the slew rate of an output signal of an output buffer, said slew rate control circuit comprising:
-
a first amplifier circuit for receiving a first input drive signal and controlling a slew rate of said first input drive signal based on changes in voltage of a power supply coupled to the output buffer; and
a second amplifier circuit for receiving a second input drive signal and controlling a slew rate in said second input drive signal based on changes in voltage of the power supply coupled to the output buffer. - View Dependent Claims (25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39)
-
-
40. A method for slew rate regulation of an output signal in an output buffer, said method comprising:
-
determining a level of voltage of a power supply for said output buffer; and
controlling said slew rate of said output signal through adjustment of a slew rate of an input drive signal based on said level of voltage of the power supply. - View Dependent Claims (41, 42)
-
-
43. A method for slew rate regulation of an output signal in an output buffer, said method comprising:
-
receiving in a slew rate control circuit an input drive signal;
comparing a level of voltage of a power supply with a reference voltage; and
controlling said slew rate of the output signal through adjustment of a slew rate of said input drive signal based on said level of voltage of the power supply. - View Dependent Claims (44)
-
-
45. A method for slew rate regulation of an output signal in an output buffer, said method comprising:
controlling with a slew rate control circuit a slew rate of the output signal through adjustment of a slew rate of an input drive signal based on a level of voltage of a power supply through at least one of;
increasing a bias current in an amplifier circuit of said slew rate control circuit when said level of voltage of the power supply is less than a reference voltage; and
decreasing a bias current in an amplifier circuit of said slew rate control circuit when said level of voltage of the power supply is greater than a reference voltage. - View Dependent Claims (46, 47, 48)
-
49. A DRAM output buffer comprising:
-
a predriver circuit configured for providing at least one of a pull-up input signal and a pull-down input signal; and
a slew rate control circuit configured for controlling a slew rate of at least one of said pull-up input signal and said pull-down input signal based on levels of voltage of a power supply coupled to said output driver circuit, and configured for providing at least one of a controlled pull-up signal and a controlled pull-down signal. - View Dependent Claims (50, 51, 52)
-
-
53. A memory system having an output buffer configured for providing an operating voltage to a memory device, said output buffer comprising:
a slew rate control circuit configured for receiving at least one input control signal and for controlling a slew rate of a controlled drive signal based on voltage changes in a power supply, said slew rate control circuit comprising a first amplifier circuit for receiving a pull-up input signal, and a second amplifier circuit for receiving a pull-down input signal. - View Dependent Claims (54, 55)
-
56. An electronic system comprising a processor, a supply and a memory system, said memory system having an output buffer comprising:
-
an output driver circuit configured for providing an output signal for said output buffer; and
a slew rate control circuit configured to receive a drive input signal and to provide a controlled drive signal to said output driver circuit, said slew rate control circuit configured for controlling a slew rate for said controlled drive signal based on voltage level in a power supply coupled to said output driver circuit. - View Dependent Claims (57)
-
-
58. A slew rate control circuit for controlling the slew rate of an output signal of an output buffer, said slew rate control circuit comprising:
-
an amplifier circuit for receiving an input drive signal and controlling a slew rate of said input drive signal based on a level of voltage of a power supply coupled to the output buffer; and
a current source coupled to said amplifier circuit, said current source configured for providing a biasing current to said amplifier circuit to facilitate control of said slew rate of said input drive signal. - View Dependent Claims (59)
-
Specification