Silicide-silicon oxide-semiconductor antifuse device and method of making
First Claim
Patent Images
1. An antifuse comprising:
- a first silicide layer;
a grown silicon oxide antifuse layer on a first surface of the first silicide layer; and
a first semiconductor layer having a first surface in contact with the antifuse layer;
wherein an entire lower surface of the silicon oxide antifuse layer contacts the first silicide layer.
6 Assignments
0 Petitions
Accused Products
Abstract
An antifuse contains a first silicide layer, a grown silicon oxide antifuse layer on a first surface of the first silicide layer, and a first semiconductor layer having a first surface in contact with the antifuse layer.
-
Citations
47 Claims
-
1. An antifuse comprising:
-
a first silicide layer;
a grown silicon oxide antifuse layer on a first surface of the first silicide layer; and
a first semiconductor layer having a first surface in contact with the antifuse layer;
wherein an entire lower surface of the silicon oxide antifuse layer contacts the first silicide layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. An antifuse array disposed above a substrate, comprising:
-
(a) a first plurality of first spaced apart rail stacks disposed at a first height in a first direction above the substrate, wherein each first rail stack comprises;
a first cobalt silicide layer; and
a first thermally grown silicon oxide antifuse layer on the first cobalt silicide layer;
(b) a second plurality of second spaced apart rail stacks disposed at a second height above the first height and in a second direction different from the first direction, wherein each second rail stack comprises;
a first intrinsic or lightly doped semiconductor layer of a first conductivity type in contact with the first antifuse layer; and
a second heavily doped semiconductor layer of the first conductivity type above the first semiconductor layer. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24)
-
-
25. A three dimensional antifuse array disposed above a substrate, comprising:
-
(a) the substrate;
(b) at least two sets of a plurality of first, laterally spaced apart rail stacks disposed substantially in a first direction, each set of first rail stacks is disposed at a different height above the substrate, wherein each first rail stack comprises;
a first intrinsic or lightly doped semiconductor layer of a first conductivity type;
a second heavily doped semiconductor layer of the first conductivity type located over the first semiconductor layer;
a first metal or metal silicide layer located over the second semiconductor layer; and
a first antifuse layer located on the first metal or metal silicide layer; and
(c) at least one set of a plurality of second, laterally spaced apart rail stacks disposed substantially in a second direction different from the first direction, each set of the second rail stacks is disposed at a height between successive sets of first rail stacks, wherein each second rail stack comprises;
a third intrinsic or lightly doped semiconductor layer of the first conductivity type located on the first antifuse layer;
a fourth heavily doped semiconductor layer of the first conductivity type located over the third semiconductor layer;
a second metal or metal silicide layer located over the fourth semiconductor layer; and
a second antifuse layer located on the second metal or metal silicide layer. - View Dependent Claims (26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36)
-
-
37. A method of making an antifuse comprising:
-
forming a first silicide layer over a substrate;
growing a silicon oxide antifuse layer on a first surface of the first silicide layer; and
forming a first semiconductor layer having a first surface in contact with the antifuse layer;
wherein an entire lower surface of the silicon oxide antifuse layer contacts the first silicide layer. - View Dependent Claims (38, 39)
-
-
40. An antifuse comprising:
-
a first silicide layer;
a silicon oxide antifuse layer on a first surface of the first silicide layer;
a first semiconductor layer having a first surface in contact with the antifuse layer;
a second semiconductor layer having a first surface in contact with a second surface of the first semiconductor layer; and
a third semiconductor layer having a first surface in contact with a second surface of the first silicide layer. - View Dependent Claims (41, 42, 43, 44, 45, 46, 47)
-
Specification