Method and apparatus for acquiring a frequency without a reference clock
First Claim
1. A method of acquiring timing associated with an input data stream, comprising:
- detecting whether transitions of the input data stream fall into a predetermined portion of a sample clock period of a sample clock utilized to sample the input data stream; and
evaluating whether a phase-locked loop (PLL) has acquired the timing of the input data stream according to occurrence of transitions of the input data stream in the predetermined portion of the sample clock period.
2 Assignments
0 Petitions
Accused Products
Abstract
A clock and data recovery system acquires a clock embedded in an input data stream by detecting the occurrence of transitions in the input data stream falling into a predetermined phase zone of a sample clock used to sample the input data stream. A control circuit counts how many evaluation intervals have at least one transition in the predetermined phase zone. The control circuit determines if lock is achieved according to the count. If it is determined that lock is not achieved, an output of a variable oscillator circuit used in the clock recovery operation is adjusted until the number of evaluation intervals having one or more transitions in the predetermined phase zone is below a level indicating lock.
57 Citations
39 Claims
-
1. A method of acquiring timing associated with an input data stream, comprising:
-
detecting whether transitions of the input data stream fall into a predetermined portion of a sample clock period of a sample clock utilized to sample the input data stream; and
evaluating whether a phase-locked loop (PLL) has acquired the timing of the input data stream according to occurrence of transitions of the input data stream in the predetermined portion of the sample clock period. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)
-
-
16. An integrated circuit comprising:
-
means for detecting whether transitions of an input data stream fall into a predetermined portion of a clock period of a clock utilized to sample the input data stream; and
means for evaluating whether a phase-locked loop (PLL) has recovered a timing associated with the input data stream according to occurrence of transitions in the predetermined portion of the clock. - View Dependent Claims (17, 18)
-
- 19. A method of acquiring a clock embedded in an input data stream, comprising varying an output of a variable oscillator until transitions of the input data stream occurring in a predefined phase zone of a sample clock sampling the input data stream occur below an acceptable rate.
-
23. An integrated circuit for receiving an input data stream and locking to a clock embedded in the input data stream using a phase-locked loop, the integrated circuit comprising:
-
a phase zone detect circuit coupled to determine if a transition of the input data stream occurs in a predetermined phase zone of a sample clock used to sample the input data stream;
a counter circuit coupled to the phase zone detect circuit to supply an indication of a number of evaluation intervals in which at least one bit error occurs;
a compare circuit coupled to compare the indication and a threshold value and to output a compare indication, thereby indicating if the phase-locked loop has locked to the input data stream;
a variable oscillator circuit forming part of the phase-locked loop; and
a control circuit, responsive to the indication that lock is not achieved, to vary the output of the variable oscillator circuit. - View Dependent Claims (24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35)
-
-
36. A method comprising determining whether a phase-locked loop (PLL) circuit that is coupled to an input data stream has locked to the input data stream according to whether transitions of the input data stream occur below a predetermined rate in a predetermined portion of a sample clock period of a sample clock utilized to sample the input data stream.
-
37. An apparatus comprising:
-
a variable oscillator that is part of a phase-locked loop; and
means coupled to the variable oscillator for determining whether the phase-locked loop has locked to an input data stream according to whether transitions of the input data stream occur in a predetermined portion of a sample clock period at a rate that is below a predetermined rate.
-
- 38. A method comprising determining whether a phase-locked loop (PLL) circuit that is coupled to an input data stream has locked to the input data stream according to whether transitions, occurring in a predetermined portion of a sample clock period of a sample clock utilized to sample the input data stream of the input data stream, occur below a predetermined rate.
Specification