Semiconductor memory device
First Claim
1. A semiconductor memory device comprising:
- a memory-cell array comprising a plurality of memory cells laid out therein as memory cells each capable of storing data;
a read circuit used in a data read operation to read out data from said memory-cell array;
a write circuit used in a data write operation to write data into said memory-cell array;
a read clock generation circuit for generating a read clock signal to be supplied to said read circuit in said data read operation to read out data from said memory-cell array;
a write clock generation circuit for generating a write clock signal to be supplied to said write circuit in said data write operation to write data into said memory-cell array;
a read pulse-width adjustment circuit provided in said read clock generation circuit for adjusting the pulse width of said read clock signal generated by said read clock generation circuit; and
a write pulse-width adjustment circuit provided in said write clock generation circuit for adjusting the pulse width of said write clock signal generated by said write clock generation circuit, wherein said pulse width of said read clock signal and said pulse width of said write clock signal are adjusted individually.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor memory device comprises a memory-cell array for storing data, a peripheral circuit for carrying out an operation to read out or write data from or into the memory-cell array, read clock generation circuits (111, 113 and 115) each used for generating a read clock signal to be supplied to the peripheral circuit in the operation to read out data from the memory-cell array, write clock generation circuits (112, 114 and 116) each used for generating a write clock signal to be supplied to the peripheral circuit in the operation to write data into the memory-cell array. Since the pulse widths of the clock signals in read and writes are adjusted individually, margin insufficiencies of the pulse widths can be evaluated and results of the evaluation can be fed back to a design phase for, among other purposes, correction of a layout.
-
Citations
14 Claims
-
1. A semiconductor memory device comprising:
-
a memory-cell array comprising a plurality of memory cells laid out therein as memory cells each capable of storing data;
a read circuit used in a data read operation to read out data from said memory-cell array;
a write circuit used in a data write operation to write data into said memory-cell array;
a read clock generation circuit for generating a read clock signal to be supplied to said read circuit in said data read operation to read out data from said memory-cell array;
a write clock generation circuit for generating a write clock signal to be supplied to said write circuit in said data write operation to write data into said memory-cell array;
a read pulse-width adjustment circuit provided in said read clock generation circuit for adjusting the pulse width of said read clock signal generated by said read clock generation circuit; and
a write pulse-width adjustment circuit provided in said write clock generation circuit for adjusting the pulse width of said write clock signal generated by said write clock generation circuit, wherein said pulse width of said read clock signal and said pulse width of said write clock signal are adjusted individually. - View Dependent Claims (2, 3, 4)
-
-
5. A semiconductor memory device comprising:
-
a memory-cell array comprising a plurality of memory cells laid out therein as memory cells each capable of storing data;
a read circuit used in a data read operation to read out data from said memory-cell array;
a write circuit used in a data write operation to write data into said memory-cell array;
a read clock generation circuit for generating a read clock signal to be supplied to said read circuit in said data read operation to read out data from said memory-cell array;
a write clock generation circuit for generating a write clock signal to be supplied to said write circuit in said data write operation to write data into said memory-cell array;
a read pulse-width adjustment circuit provided in said read clock generation circuit as a circuit for adjusting the pulse width of said read clock signal generated by said read clock generation circuit; and
a write pulse-width adjustment circuit provided in said write clock generation circuit as a circuit for adjusting the pulse width of said write clock signal generated by said write clock generation circuit;
wherein;
said pulse width of said read clock signal and said pulse width of said write clock signal are adjusted individually;
said read pulse-width adjustment circuit provided in said read clock generation circuit has a delay circuit for delaying an input signal and a logic gate for forming a waveform on the basis of a signal output by said delay circuit; and
a plurality of said logic gates is provided at locations spread in said read circuit. - View Dependent Claims (6, 7, 8, 9)
-
-
10. A semiconductor memory device comprising:
-
a memory-cell array comprising a plurality of memory cells laid out therein as memory cells each capable of storing data;
a read circuit used in a data read operation to read out data from said memory-cell array;
a write circuit used in a data write operation to write data into said memory-cell array;
a read clock generation circuit for generating a read clock signal to be supplied to said read circuit in said data read operation to read out data from said memory-cell array;
a write clock generation circuit for generating a write clock signal to be supplied to said write circuit in said data write operation to write data into said memory-cell array;
a read pulse-width adjustment circuit provided in said read clock generation circuit as a circuit for adjusting the pulse width of said read clock signal generated by said read clock generation circuit; and
a write pulse-width adjustment circuit provided in said write clock generation circuit as a circuit for adjusting the pulse width of said write clock signal generated by said write clock generation circuit;
wherein;
said pulse width of said read clock signal and said pulse width of said write clock signal are adjusted individually;
said read pulse-width adjustment circuit provided in said read clock generation circuit has a delay circuit for delaying an input signal and a logic gate for forming a waveform on the basis of a signal output by said delay circuit; and
a plurality of said logic gates is provided at locations spread in said write circuit. - View Dependent Claims (11, 12, 13, 14)
-
Specification