Method and apparatus for improved MOS gating to reduce miller capacitance and switching losses
First Claim
1. A gate structure for a semiconductor device, said semiconductor device having a drain region, a well region and a source region, said gate structure comprising:
- a shielding electrode, respective portions of said shielding electrode being disposed in a common plane with said drain region and said well region, a first dielectric layer disposed between said shielding electrode and said drain and well regions;
a switching electrode, respective portions of said switching electrode being disposed in a common plane with said well region and said source region, a second dielectric layer disposed between said switching electrode and said well and source regions; and
a third dielectric layer disposed between said shielding electrode and said switching electrode.
7 Assignments
0 Petitions
Accused Products
Abstract
A gate structure for a semiconductor device includes a shielding electrode and a switching electrode. Respective portions of the shielding electrode are disposed above said drain region and said well region. A first dielectric layer is disposed between the shielding electrode and the drain and well regions. The switching electrode includes respective portions that are disposed above said well region and said source region. A second dielectric layer is disposed between the switching electrode and the well and source regions. A third dielectric layer is disposed between the shielding electrode and the switching electrode.
108 Citations
22 Claims
-
1. A gate structure for a semiconductor device, said semiconductor device having a drain region, a well region and a source region, said gate structure comprising:
-
a shielding electrode, respective portions of said shielding electrode being disposed in a common plane with said drain region and said well region, a first dielectric layer disposed between said shielding electrode and said drain and well regions;
a switching electrode, respective portions of said switching electrode being disposed in a common plane with said well region and said source region, a second dielectric layer disposed between said switching electrode and said well and source regions; and
a third dielectric layer disposed between said shielding electrode and said switching electrode. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A semiconductor device having a substrate, said semiconductor device comprising:
-
a well region having a first conductivity type disposed on said substrate;
a source region defined within said well region, said source region having a second conductivity type;
a drain region disposed adjacent to said well region, said drain region having said second conductivity type;
a gate structure including a shielding electrode and a switching electrode, respective portions of said shielding electrode being disposed in a common plane with said drain region and said well region, a first dielectric layer disposed between said shielding electrode and said drain and well regions, respective portions of said switching electrode being disposed in a common plane with said well region and said source region, a second dielectric layer disposed between said switching electrode and said well and source regions, a third dielectric layer disposed between said shielding electrode and said switching electrode. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
-
Specification