High performance, low cost microelectronic circuit package with interposer
First Claim
Patent Images
1. A microelectronic device comprising:
- a die having an active surface fixed within an opening in a package core by an encapsulation material between said die and said package core;
a metallization layer built up upon said active surface of said die and said package core; and
a grid array interposer unit having a first surface laminated to said metallization layer, said grid array interposer unit having an array of electrical contacts on a second surface thereof for connection to an external circuit board, wherein said grid array interposer unit includes an opening that exposes a first portion of said metallization layer, said microelectronic device further comprising at least one de-coupling capacitor connected to said first portion of said metallization layer to provide de-coupling for circuitry within said die.
1 Assignment
0 Petitions
Accused Products
Abstract
A low cost technique for packaging microelectronic circuit chips fixes a die within an opening in a package core. At least one metallic build up layer is then formed on the die/core assembly and a grid array interposer unit is laminated to the build up layer. The grid array interposer unit can then be mounted within an external circuit using any of a plurality of mounting technologies (e.g., ball grid array (BGA), land grid array (LGA), pin grid array (PGA), surface mount technology (SMT), and/or others). In one embodiment, a single build up layer is formed on the die/core assembly before lamination of the interposer.
-
Citations
38 Claims
-
1. A microelectronic device comprising:
-
a die having an active surface fixed within an opening in a package core by an encapsulation material between said die and said package core;
a metallization layer built up upon said active surface of said die and said package core; and
a grid array interposer unit having a first surface laminated to said metallization layer, said grid array interposer unit having an array of electrical contacts on a second surface thereof for connection to an external circuit board, wherein said grid array interposer unit includes an opening that exposes a first portion of said metallization layer, said microelectronic device further comprising at least one de-coupling capacitor connected to said first portion of said metallization layer to provide de-coupling for circuitry within said die. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. An electrical system comprising:
-
a microelectronic device having;
a die/core assembly including a die fixed within an opening in package core by an encapsulation material between said die and said package core, said die/core assembly having a first surface including an active surface of said die;
a metallization layer built up over said first surface of said die/core assembly, said metallization layer having a first metallization portion over said die and a second metallization portion over said package core;
a grid array interposer unit laminated to said metallization layer, said grid array interposer unit having a first array of electrical contacts on a surface thereof; and
at least one capacitor conductively coupled to an exposed portion of said metallization layer to provide de-coupling for circuitry within said microelectronic die; and
a circuit board having a second array of electrical contacts, said grid array interposer unit being coupled to said circuit board so that contacts within said first array of electrical contacts are conductively coupled to corresponding contacts within said second array of electrical contacts. - View Dependent Claims (15, 16, 17)
-
-
18. A microelectronic device comprising:
-
a die/core assembly having a microelectronic die fixed within an opening in a package core by an encapsulation material between said die and said package core, said die/core assembly having including a first surface including an active surface of said die;
a metallization layer built up over said first surface of said die/core assembly, said metallization layer having a first metallization portion over said die and a second metallization portion over said package core;
a grid array interposer unit laminated to said metallization layer; and
at least one capacitor conductively coupled to an exposed portion of said metallization layer to provide de-coupling for circuitry within said microelectronic die. - View Dependent Claims (19, 20)
-
-
21. A microelectronic device comprising:
-
a die having an active surface fixed within opening in a package core by an encapsulation material between said die and said package core;
a metallization layer built up upon said active surface of said die and said package core, wherein said metallization layer includes a first metallization portion located over said die and a second metallization portion located over said package core; and
a grid array interposer unit having a first surface laminated to said metallization layer, said grid array interposer unit having an array of electrical contacts on a second surface thereof for connection to an external circuit board, and wherein said grid array interposer unit has a thickness between said first and second surfaces that is no greater than 0.5 millimeters and said grid array interposer unit includes an opening that exposes a first portion of said metallization layer, said microelectronic device further comprising at least one de-coupling capacitor connected to said first portion of said metallization layer to provide de-coupling for circuitry within said die. - View Dependent Claims (22)
-
-
23. A microelectronic device comprising:
-
a die having an active surface fixed within a package core;
a metallization layer adjacent to said active surface of said die and said package core;
a grid-array interposer unit having a first surface laminated to said metallization layer, said grid array interposer unit having an array of electrical contacts on a second surface thereof for connection to an external circuit board; and a dielectric layer between said metallization layer and said active surface of said die and said package core. - View Dependent Claims (24, 25)
-
-
26. A microelectronic device comprising:
-
a die/core assembly including a die fixed within a package core, said die/core assembly having a continuous surface;
a metallization layer built up upon said continuous surface; and
a grid array interposer unit having a first surface laminated to said metallization layer, said grid array interposer unit having an array of electrical contacts on a second surface thereof for connection to an external circuit board. - View Dependent Claims (27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38)
-
Specification