Integrated circuit incorporating dual organization memory array
First Claim
1. An integrated circuit comprising:
- a memory array organized in pages of a first width, which memory array is addressable as pages of the first width and addressable as pages of a second width that is an additional width greater than the first width;
wherein, when addressable as pages of the second width, the additional width of each page of the second width is mapped into at least one associated page of the first width.
10 Assignments
0 Petitions
Accused Products
Abstract
A memory organization supports a basic page size and an extended page size. A certain portion of its memory cells are dual-addressable memory cells which may be used to provide the additional memory required for the extended pages or alternatively may be used to provide additional memory within a basic page. A memory array is preferably implemented as basic pages and directly addressed to support the basic page size. The received addresses are translated to map each extended page into a portion of a basic page to support the extended pages. In one embodiment, high order row addresses are conveyed for use as high-order column addresses, and the high-order row addresses overridden, to map each extended page into a contiguous block of basic pages.
70 Citations
74 Claims
-
1. An integrated circuit comprising:
-
a memory array organized in pages of a first width, which memory array is addressable as pages of the first width and addressable as pages of a second width that is an additional width greater than the first width;
wherein, when addressable as pages of the second width, the additional width of each page of the second width is mapped into at least one associated page of the first width. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An integrated circuit comprising:
-
a memory array organized as a plurality of pages having a page width;
an address translation block for translating an address of an effective location within a page that falls beyond the page width, into a corresponding address of a corresponding location of a corresponding page that falls within the page width, thereby mapping an effective page location beyond its page width into an associated page. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. An integrated circuit comprising:
-
a memory array organized as a plurality of at least 2D pages, each of width 2W; and
an address translation block for translating an address that references an effective location within a page that is greater than its page width 2W by up to an additional width 2X, into a corresponding address that references a corresponding location within a corresponding page of width 2W;
wherein D, W, and X are non-negative integers, W is greater than X, and D is greater than (W−
X). - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37)
-
-
38. An integrated circuit comprising:
-
a memory array having at least 2M rows and having 2N columns of memory locations, but which is addressable as rows having more than 2N columns;
wherein a location having a column address greater than 2N is mapped into an associated location of an associated row, having a column address no larger than 2N; and
wherein M and N positive integers. - View Dependent Claims (39, 40, 41, 42, 43, 44, 45, 46)
-
-
47. An integrated circuit comprising:
-
a memory array addressable as a plurality P1 of pages of a width S1 defining a corresponding number of bits N1, and also addressable as a plurality P2 of pages of a width S2 defining a corresponding number of bits N2;
wherein P1 is not equal to P2, S1 is not equal to one-half of S2, and S1 is not equal to S2. - View Dependent Claims (48, 49, 50, 51, 52, 53, 54, 55)
-
-
56. An integrated circuit comprising:
-
a memory array of memory cells organized in pages, which memory array is addressable in a first mode as pages of a first width and addressable in a second mode as pages of a second width greater than the first width;
wherein the array is initially addressable in the first mode until a page larger than said first width is first addressed, and is then addressable only in the second mode; and
wherein substantially every memory cell that is addressable in one of the first and second modes is also addressable in the other mode. - View Dependent Claims (57, 58, 59)
-
-
60. An integrated circuit comprising:
-
a three-dimensional memory array having more than one plane of memory cells, said memory array having at least a number R of rows and having at least a number C of columns of memory locations, having at least some dually-addressable memory locations, each said dually-addressable memory location being addressable at a respective first row address and respective first column address, and also addressable at a respective second row address and respective second column address;
wherein the respective first row address is different than the respective second row address, and the respective first column address is different than the respective second column address, for at least one dually-addressable memory location. - View Dependent Claims (61, 62, 63)
-
-
64. An integrated circuit comprising:
-
a three dimensional memory array having more than one plane of memory cells, said memory array addressable as a plurality P1 of pages of a width S1 defining a corresponding number of bits N1, and also addressable as a plurality P2 of pages of a width S2 defining a corresponding number of bits N2;
wherein P1 is not equal to P2, and S1 is not equal to S2. - View Dependent Claims (65, 66, 67, 68, 69)
-
-
70. An integrated circuit comprising:
-
a memory array addressable as a plurality P1 of pages of a width S1 defining a corresponding number of bits N1, and also addressable as a plurality P2 of pages of a width S2 defining a corresponding number of bits N2;
wherein P1 is not equal to P2, and S1 is not equal to S2; and
wherein the memory array comprises a plurality of non-volatile memory sub-arrays; and
wherein the memory array is configured to store more than one bit at each page location. - View Dependent Claims (71, 72, 73, 74)
-
Specification