×

Multilayer integrated circuit copper plateable barriers

  • US 6,900,127 B2
  • Filed: 08/27/2003
  • Issued: 05/31/2005
  • Est. Priority Date: 08/27/2003
  • Status: Active Grant
First Claim
Patent Images

1. A method for forming integrated circuit copper lines, comprising:

  • forming a trench in a dielectric layer;

    forming a first metal layer in said trench using physical vapor deposition and a high atomic number metal wherein said high atomic number metal is selected from a group consisting of Ruthenium, Iridium, and Rhodium;

    forming a second metal layer in said trench contacting on said first metal layer using chemical vapor deposition and a high atomic number metal wherein said high atomic number metal is selected from a group consisting of Ruthenium, Iridium, and Rhodium; and

    filling said trench with copper by electroplating copper directly on said second metal layer.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×