Trench MIS device with graduated gate oxide layer
First Claim
Patent Images
1. A metal-insulator-semiconductor (MIS) device comprising:
- a semiconductor substrate including a trench extending into said substrate from a surface of said substrate;
a drain region of a first conductivity type; and
a body region of a second conductivity type opposite to said first conductivity type adjacent to at least a portion of a sidewall of said trench;
wherein said trench is lined with an oxide layer, said oxide layer comprising a first section, a second section and a transition region between said first and second sections, said first section being adjacent at least a portion of said drain region, said second section being adjacent at least a portion of said body region, a thickness of said oxide layer in said first section being greater than a thickness of said oxide layer in said second section, a thickness of said oxide layer in said transition region decreasing gradually from said first section to said second section, a PN junction between said body region and said drain region intersecting said trench at a point adjacent said transition region of said oxide layer, said PN junction extending downward from said trench and reaching a level below said bottom of said trench at a location where said PN junction is horizontal.
6 Assignments
0 Petitions
Accused Products
Abstract
The gate oxide layer of a trench MIS device includes a graduated transition region, where the thickness of the gate oxide layer decreases gradually from a thick section adjacent the bottom of the trench to a thin section adjacent the sidewall of the trench. The PN junction between the body and drain regions intersects the trench in the transition region. This structure allows for a greater margin of error in the placement of the PN junction during the manufacture of the device, since the intersection between the PN junction can be located anywhere in the transition region. The MIS device also has improved breakdown characteristics.
-
Citations
8 Claims
-
1. A metal-insulator-semiconductor (MIS) device comprising:
-
a semiconductor substrate including a trench extending into said substrate from a surface of said substrate;
a drain region of a first conductivity type; and
a body region of a second conductivity type opposite to said first conductivity type adjacent to at least a portion of a sidewall of said trench;
wherein said trench is lined with an oxide layer, said oxide layer comprising a first section, a second section and a transition region between said first and second sections, said first section being adjacent at least a portion of said drain region, said second section being adjacent at least a portion of said body region, a thickness of said oxide layer in said first section being greater than a thickness of said oxide layer in said second section, a thickness of said oxide layer in said transition region decreasing gradually from said first section to said second section, a PN junction between said body region and said drain region intersecting said trench at a point adjacent said transition region of said oxide layer, said PN junction extending downward from said trench and reaching a level below said bottom of said trench at a location where said PN junction is horizontal. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A semiconductor device comprising:
-
a semiconductor substrate including a trench extending into said substrate from a surface of said substrate;
a first region of a first conductivity type adjacent to at least a portion of a bottom of said trench; and
a second region of a second conductivity type opposite to said first conductivity type adjacent to at least a portion of a sidewall of said trench; and
wherein said trench is lined with an oxide layer, said oxide layer comprising a first section, a second section and a transition region between said first and second sections, said first section being adjacent at least a portion of said first region of said semiconductor device, said second section being adjacent at least a portion of said second region of said semiconductor device, a thickness of said oxide layer in said first section being greater than a thickness of said oxide layer in said second section, a thickness of said oxide layer in said transition region decreasing gradually from said first section to said second section, a PN junction between said first region and said second region intersecting said trench at a point adjacent said transition region of said oxide layer, said PN junction extending downward from said trench and reaching a level below said bottom of said trench at a location where said PN junction is horizontal.
-
Specification