Non-volatile semiconductor memory device, method for sub-block erase and electric device with the same
First Claim
1. A sub-block erase method of a non-volatile semiconductor memory device including a matrix of rows and columns of memory cells organized into more than one cell array block, wherein each said memory cell has a charge storage layer and a control gate stacked over each other through an insulative film above a semiconductor substrate and is set in any one of a write state with electrons injected into said charge storage layer and an erase state with electrons drawn out of said charge storage layer, wherein control gates of a plurality of memory cells aligned in a row direction are commonly connected together by a word line, and wherein a plurality of memory cells queued in a column direction are connected together by a bit line to thereby constitute a NAND cell unit, said method being for erasing more than one partial memory cell of said cell array block, said method comprising:
- performing sub-block erase by giving a voltage for drawing electrons out of said charge storage layer to a control gate of said partial memory cell being an object to be erased;
performing sub-block erase verify read to check whether said memory cell to be erased is set in the erase state;
performing over-program verify read to check whether an over-programmed memory cell having its threshold voltage higher than a read voltage is present within said NAND cell unit;
when said sub-block erase verify read results in failure to make certain that said memory cell is in the erase state and when said over-programmed memory cell is absent, determining whether an execution number of said sub-block erase reaches a predefined allowable number, and then performing re-execution of said sub-block erase when the execution number does not reach the allowable number and otherwise terminating the processing while regarding the erase as being inexecutable when the execution number reaches the allowable number;
determining the erase is completed to thereby terminate the processing when said memory cell to be erased becomes in the erase state during said sub-block erase verify read; and
determining the erase is inexecutable to thereby terminate the processing when an over-programmed memory cell is found to be present by said over-program verify read.
1 Assignment
0 Petitions
Accused Products
Abstract
After execution of sub-block erase (S2) for partly erasing a memory cell block, sub-block erase verify read is executed (S4). As a result of the sub-block erase verify read, if the sub-block erase is completed, then terminate the sub-block erase (S5). If otherwise the sub-block erase is not completed yet, then perform over-program verify read (S6) to thereby determine whether the cause of an event that a sub-block erase-verify result becomes “Fail” due to the deficiency of erase or the presence of an over-programmed cell or cells. If the result of such over-program verify read is “Pass,” then repeat execution of the sub-block erase verify read (S2). When the over-program verify read (S6) is “Fail,” output a Fail result and then complete the operation (S8).
72 Citations
11 Claims
-
1. A sub-block erase method of a non-volatile semiconductor memory device including a matrix of rows and columns of memory cells organized into more than one cell array block, wherein each said memory cell has a charge storage layer and a control gate stacked over each other through an insulative film above a semiconductor substrate and is set in any one of a write state with electrons injected into said charge storage layer and an erase state with electrons drawn out of said charge storage layer, wherein control gates of a plurality of memory cells aligned in a row direction are commonly connected together by a word line, and wherein a plurality of memory cells queued in a column direction are connected together by a bit line to thereby constitute a NAND cell unit, said method being for erasing more than one partial memory cell of said cell array block, said method comprising:
-
performing sub-block erase by giving a voltage for drawing electrons out of said charge storage layer to a control gate of said partial memory cell being an object to be erased;
performing sub-block erase verify read to check whether said memory cell to be erased is set in the erase state;
performing over-program verify read to check whether an over-programmed memory cell having its threshold voltage higher than a read voltage is present within said NAND cell unit;
when said sub-block erase verify read results in failure to make certain that said memory cell is in the erase state and when said over-programmed memory cell is absent, determining whether an execution number of said sub-block erase reaches a predefined allowable number, and then performing re-execution of said sub-block erase when the execution number does not reach the allowable number and otherwise terminating the processing while regarding the erase as being inexecutable when the execution number reaches the allowable number;
determining the erase is completed to thereby terminate the processing when said memory cell to be erased becomes in the erase state during said sub-block erase verify read; and
determining the erase is inexecutable to thereby terminate the processing when an over-programmed memory cell is found to be present by said over-program verify read. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A nonvolatile semiconductor memory device comprising:
-
a memory cell array with a matrix of rows and columns of memory cells organized into more than one cell array block, wherein each said memory cell has a charge storage layer and a control gate stacked over each other through an insulative film above a semiconductor substrate and is set in any one of a write state with electrons injected into said charge storage layer and an erase state with electrons drawn out of said charge storage layer, and wherein control gates of a plurality of memory cells aligned in a row direction are commonly connected together by a word line, and wherein a plurality of memory cells queued in a column direction are connected together by a bit line to thereby constitute a NAND cell unit;
control means for applying to this memory cell array certain voltages for execution of write and read of said memory cell and also of sub-block erase for erasing more than one partial memory cell of said cell array block; and
said control means including, means for performing sub-block erase by giving a voltage for drawing electrons out of said charge storage layer to a control gate of said partial memory cell being an object to be erased;
means for performing sub-block erase verify read to check whether said memory cell to be erased is set in the erase state;
means for performing over-program verify read to check whether an over-programmed memory cell having its threshold voltage higher than a read voltage is present within said NAND cell unit;
means for determining, when said sub-block erase verify read results in failure to affirm that said memory cell is in the erase state and when said over-programmed memory cell is absent, whether an execution number of said sub-block erase reaches a predefined allowable number and for permitting re-execution of said sub-block erase when the execution number does not reach the allowable number and otherwise terminating the processing while regarding the erase as being inexecutable when the execution number reaches the allowable number;
means for determining the erase is completed to thereby terminate the processing when said memory cell to be erased becomes in the erase state during said sub-block erase verify read; and
means for determining the erase is inexecutable to thereby terminate the processing when an over-programmed memory cell is found to be present by said over-program verify read. - View Dependent Claims (9, 10, 11)
-
Specification