×

Method and system of managing virtualized physical memory in a memory controller and processor system

  • US 6,907,494 B2
  • Filed: 10/10/2002
  • Issued: 06/14/2005
  • Est. Priority Date: 10/10/2002
  • Status: Expired due to Fees
First Claim
Patent Images

1. A method of data processing within a data processing system, wherein the data processing system including a processor device for generating memory accesses containing physical addresses associated with memory locations of a physical memory system for reading and writing of data thereto, the physical memory system including a plurality of memory controllers, each responding to memory accesses requested by the processor by writing and reading memory blocks stored within one or more memory modules coupled thereto, the method comprising:

  • setting a register in each of a first and a second memory controller of the plurality of controllers that are to be reconfigured, wherein a first and a second memory module is coupled to the first and second memory controller, respectively, each register being set to indicate a current real address and a new real address for the coupled memory module, and wherein the first and second memory controllers each respond to memory accesses addressed to the current real address stored in their respective registers;

    copying the plurality of memory blocks from the first memory module to the second memory module based on the current real addresses of the first and second memory modules wherein, during the copying step, each memory controller of the plurality of memory controllers responds to write memory requests addressed to the current real address or the new real address stored in the memory controller'"'"'s register such that a write memory request addressed to either of said current or new real addresses is responded to by all memory controllers of the plurality of memory controllers containing that real address in its set register; and

    after completing the copying step, configuring the first and second memory controllers to respond only to memory accesses addressed to the new real address stored in their respective registers.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×