Clamping circuit for an RF receiver system

• US 6,914,522 B2
• Filed: 05/23/2003
• Issued: 07/05/2005
• Est. Priority Date: 05/23/2003
• Status: Expired due to Fees

• Current Assignee: Lear Corporation
• Original Assignee: Lear Corporation
• Inventors: Enderich, Mark, Honsowetz, Eric, King, Ronald O., Tang, Tom, Honkanen, Matthew
• Primary Examiner(s): Crosland, Donnie L.
• Application Number:
  US10/444,886
• Publication Number:
  US 20040233047A1
• Time in Patent Office: 774 Days
• Field of Search: 340/426.36, 340/428, 340/426.13, 340/426.16, 340/426.18, 340/426.26, 340/426.2, 340/426.21, 340/539.1, 340/539.3, 340/539.16, 340/539.21, 340/825.69, 340/825.72, 340/7.32, 340/7.33, 455222-224, 455/227, 455/228, 455/296, 455/306, 455/307, 375/219, 375/232, 375/316, 375/317, 375/346, 375/350
• US Class Current: 340/426.36
• CPC Class Codes: B60R 25/2072 with means for preventing jamming or interference of a remote switch control signal
• CPC Class Codes: B60R 25/24 using electronic identifiers containing a code not memorised by the user
• CPC Class Codes: G07C 2009/00373 whereby the wake-up circuit is situated in the lock

Abstract

A low power consumption RF receiver system that is adapted for receiving and shaping transmitted digital data signals into a digital data stream for processing by a microprocessor is provided. The receiver system comprises an integrated circuit, which includes a data slicer adapted to accept the received digital data signals, shape the signals into a digital data stream, and pass the digital data stream to the microprocessor. The integrated circuit further includes a peak detector adapted to sense ambient circuit noise when digital data signals are not present, develop a voltage reference signal representative of the peak value of the ambient circuit noise, and pass the voltage reference signal to the data slicer. The receiver system further includes a support circuit between the peak detector and the data slicer that has a voltage divider and a charge capacitor that is adapted to accept the voltage reference signal and produce a clamping reference for the data slicer thereby preventing the data slicer from responding to ambient circuit noise and passing false digital data streams to the microprocessor.

Claims

1. A low power consumption RF receiver system adapted for receiving and shaping transmitted digital data signals into a digital data stream for processing by a microprocessor, said receiver system comprising:

an integrated circuit which includes a data slicer having an input, an output, and a reference input, said data slicer adapted to accept the received digital data signals at its input, shape the signals into a digital data stream, and pass the digital data stream through its output to the microprocessor, said integrated circuit further includes a peak detector having an input and an output, said peak detector adapted to sense ambient circuit noise at its input when received digital data signals are not present, develop a voltage reference signal representative of the peak value of the ambient circuit noise, and pass the voltage reference signal through its output to said reference input of said data slicer; and

a support circuit electrically interposed between said output of said peak detector and said reference input of said data slicer, said support circuit having a voltage divider and a charge capacitor that is adapted to accept said voltage reference signal and produce a clamping reference for said data slicer by first passing the output of said peak detector through said voltage divider and then across said charge capacitor such that said clamping reference thereby prevents said data slicer from responding to ambient circuit noise and passing false digital data streams to the microprocessor.

2. A low power consumption RF receiver system as set forth in claim 1 wherein said voltage divider further includes a first and a second resistor electrically connected in series with said output of said peak detector and a ground reference, said voltage reference signal applied to said first series resistor, said clamping reference electrically taken from between said first and said second resistors, said voltage divider adapted to set the clamping reference limits and to provide developing resistance to cause said voltage divider to develop said clamping reference voltage that tracks said voltage reference signal.

3. A low power consumption RF receiver system as set forth in claim 2 wherein said charge capacitor of said support circuit includes an electrolytic capacitor having first and second electrical leads, the first electrical lead adapted to operate under positive voltage potentials in relation to the second electrical lead, the first electrical lead electrically connected to said voltage divider between said first and said second resistors and the second electrical lead electrically connected a ground reference to provide the clamping reference sent to said reference input of said data slicer circuit.

4. A low power consumption RF receiver system as set forth in claim 1 wherein said receiver further includes an antenna tuned to receive data modulated RF signals from a remote transmitter.

5. A low power consumption RF receiver system as set forth in claim 4 wherein said integrated circuit further includes:

a low noise amplifier (LNA) adapted to accept the modulated RF signals from said antenna and amplify them for further processing;

a mixer in electrical communication with said LNA adapted to accept the amplified incoming modulated RF signal from said amplifier and mix the amplified signal with a predetermined local oscillating frequency to produce a modulated intermediate frequency;

a phase locked loop (PLL) synthesizer in electrical communication with said mixer, said PLL synthesizer having a voltage controlled oscillator adapted to produce the predetermined local oscillating frequency signal from a base reference oscillating frequency;

a crystal oscillator in electrical communication with said phase locked loop synthesizer and adapted to produce the base oscillating frequency for said phase locked loop synthesizer;

a limiter in electrical communication with said mixer to accept the modulated intermediate frequency and adapted to act as a bandpass amplifier to demodulate the digital data from the intermediate frequency and produce a raw digital data signal;

a data filter in electrical communication with said limiter to accept the raw digital data signal from said limiter and adapted to filter the raw digital data signal to a predetermined bandwidth for said data slicer, said data slicer in electrical communication with said data filter to accept the filtered data signal and reconstitute the digital data stream that was originally modulated on the received RF carrier wave for further processing by the microprocessor; and

a peak detector also in electrical communication with said data filter adapted to accept the filtered signal and produce a direct current voltage that is proportional to the peak value of the filtered digital data signal for use in controlling the output of said LNA and as a reference for said data slicer by way of said support circuit.

6. A low power consumption RF receiver system as set forth in claim 4 wherein said integrated circuit is tuned to receive one of a group of predetermined frequencies that fall within the ranges of 300 to 450 MHz and 780 to 915 MHz.

7. A remote keyless entry system for a motor vehicle having a low power consumption RF receiver system adapted for receiving and shaping transmitted digital data signals into a digital data stream for processing by a microprocessor, said receiver comprising:

an integrated circuit which includes a data slicer having an input, an output, and a reference input, said data slicer adapted to accept the received digital data signals at its input, shape the signals into a digital data stream, and pass the digital data stream through its output to the microprocessor, said integrated circuit further includes a peak detector having an input and an output, said peak detector adapted to sense ambient circuit noise at its input when received digital data signals are not present, develop a voltage reference signal representative of the peak value of the ambient circuit noise, and pass the voltage reference signal through its output to said reference input of said data slicer; and

a support circuit electrically interposed between said output of said peak detector and said reference input of said data slicer, said support circuit having a voltage divider and a charge capacitor that is adapted to accept said voltage reference signal and produce a clamping reference for said data slicer by first passing the output of said peak detector through said voltage divider and then across said charge capacitor such that said clamping reference thereby prevents said data slicer from responding to ambient circuit noise and passing false digital data streams to the microprocessor.

8. A remote keyless entry system as set forth in claim 7 wherein said voltage divider further includes a first and a second resistor electrically connected in series with said output of said peak detector and a ground reference, said voltage reference signal applied to said first series resistor, said clamping reference electrically taken from between said first and said second resistors, said voltage divider adapted to set the clamping reference limits and to provide developing resistance to cause said voltage divider to develop said clamping reference voltage that tracks said voltage reference signal.

9. A remote keyless entry system as set forth in claim 8 wherein said charge capacitor of said support circuit includes an electrolytic capacitor having a first and a second electrical lead, said first electrical lead adapted to operate under positive voltage potentials in relation said second electrical lead, said first electrical lead electrically connected to said voltage divider between said two resistors and said second electrical lead electrically connected a ground reference to provide the clamping reference sent to said reference input of said data slicer circuit.

10. A remote keyless entry system as set forth in claim 7 wherein said receiver further includes an antenna tuned to receive data modulated RF signals from a remote transmitter.

11. A remote keyless entry system as set forth in claim 10 wherein said integrated circuit further includes:

a low noise amplifier (LNA) adapted to accept the modulated RF signals from said antenna and amplify them for further processing;

a mixer in electrical communication with said LNA adapted to accept the amplified incoming modulated RF signal from said amplifier and mix the amplified signal with a predetermined local oscillating frequency to produce a modulated intermediate frequency;

a phase locked loop (PLL) synthesizer in electrical communication with said mixer, said PLL synthesizer having a voltage controlled oscillator adapted to produce the predetermined local oscillating frequency signal from a base reference oscillating frequency;

a crystal oscillator in electrical communication with said phase locked loop synthesizer and adapted to produce the base oscillating frequency for said phase locked loop synthesizer;

a limiter in electrical communication with said mixer to accept the modulated intermediate frequency and adapted to act as a bandpass amplifier to demodulate the digital data from the intermediate frequency and produce a raw digital data signal;

a data filter in electrical communication with said limiter to accept the raw digital data signal from said limiter and adapted to filter the raw digital data signal to a predetermined bandwidth for said data slicer, said data slicer in electrical communication with said data filter to accept the filtered data signal and reconstitute the digital data stream that was originally modulated on the received RF carrier wave for further processing by the microprocessor; and

a peak detector also in electrical communication with said data filter adapted to accept the filtered signal and produce a direct current voltage that is proportional to the peak value of the filtered digital data signal for use in controlling the output of said LNA and as a reference for said data slicer by way of said support circuit.

12. A remote keyless entry system as set forth in claim 10 wherein said integrated circuit is tuned to receive one of a group of predetermined frequencies that fall within the ranges of 300 to 450 MHz and 780 to 915 MHz.

13. An alarm system having a low power RF receiver system adapted for receiving and shaping transmitted digital data signals into a digital data stream for processing by a microprocessor, said receiver comprising:

an integrated circuit which includes a data slicer having an input, an output, and a reference input, said data slicer adapted to accept the received digital data signals at its input, shape the signals into a digital data stream, and pass the digital data stream through its output to the microprocessor, said integrated circuit further includes a peak detector having an input and an output, said peak detector adapted to sense ambient circuit noise at its input when received digital data signals are not present, develop a voltage reference signal representative of the peak value of the ambient circuit noise, and pass the voltage reference signal through its output to said reference input of said data slicer; and

a support circuit electrically interposed between said output of said peak detector and said reference input of said data slicer, said support circuit having a voltage divider and a charge capacitor that is adapted to accept said voltage reference signal and produce a clamping reference for said data slicer by first passing the output of said peak detector through said voltage divider and then across said charge capacitor such that said clamping reference thereby prevents said data slicer from responding to ambient circuit noise and passing false digital data streams to the microprocessor.

14. An alarm system as set forth in claim 13 wherein said integrated circuit is adapted to receive and respond to transmitted signals from remote sensors, said receiver further includes a power circuit that provides an automatically switch over from a main source of operative power to battery power when the main source of operative power is interrupted, thereby allowing said receiver to be remain operative to receive transmitted signals.

15. An alarm system as set forth in claim 14 wherein said voltage divider further includes a first and a second resistor electrically connected in series with said output of said peak detector and a ground reference, said voltage reference signal applied to said first series resistor, said clamping reference electrically taken from between said first and said second resistors, said voltage divider adapted to set the clamping reference limits and to provide developing resistance to cause said voltage divider to develop said clamping reference voltage that tracks said voltage reference signal.

16. An alarm system as set forth in claim 15 wherein said charge capacitor of said support circuit includes an electrolytic capacitor having first and second electrical leads, the first electrical lead adapted to operate under positive voltage potentials in relation to the second electrical lead, the first electrical lead electrically connected to said voltage divider between said first and said second resistors and the second electrical lead electrically connected a ground reference to provide the clamping reference sent to said reference input of said data slicer circuit.

17. An alarm system as set forth in claim 13 wherein said integrated circuit further includes:

a low noise amplifier (LNA) adapted to accept the modulated RF signals from said antenna and amplify them for further processing;

a mixer in electrical communication with said LNA adapted to accept the amplified incoming modulated RF signal from said amplifier and mix the amplified signal with a predetermined local oscillating frequency to produce a modulated intermediate frequency;

a phase locked loop (PLL) synthesizer in electrical communication with said mixer, said PLL synthesizer having a voltage controlled oscillator adapted to produce the predetermined local oscillating frequency signal from a base reference oscillating frequency;

a crystal oscillator in electrical communication with said phase locked loop synthesizer and adapted to produce the base oscillating frequency for said phase locked loop synthesizer;

a limiter in electrical communication with said mixer to accept the modulated intermediate frequency and adapted to act as a bandpass amplifier to demodulate the digital data from the intermediate frequency and produce a raw digital data signal;

a data filter in electrical communication with said limiter to accept the raw digital data signal from said limiter and adapted to filter the raw digital data signal to a predetermined bandwidth for said data slicer, said data slicer in electrical communication with said data filter to accept the filtered data signal and reconstitute the digital data stream that was originally modulated on the received RF carrier wave for further processing by the microprocessor; and

a peak detector also in electrical communication with said data filter adapted to accept the filtered signal and produce a direct current voltage that is proportional to the peak value of the filtered digital data signal for use in controlling the output of said LNA and as a reference for said data slicer by way of said support circuit.

18. An alarm system as set forth in claim 17 wherein said integrated circuit is tuned to receive one of a group of predetermined frequencies that fall within the ranges of 300 to 450 MHz and 780 to 915 MHz.