Image processing apparatus
First Claim
1. An image processing apparatus comprising:
- a memory circuit storing an input data in response to a write address and outputting an output data in response to a read address;
a one-line judging circuit receiving a horizontal synchronization signal and a sampling clock signal, the one-line judging circuit comparing a number of pixels sampled within one line of the horizontal synchronization signal with a predetermined number so as to output a comparison signal and a difference signal representing a difference between the sampled number of pixels and a predetermined number;
a write control circuit coupled to the memory circuit and the one-line judging circuit, the write control circuit generating the write address in response to the sampling clock signal and the comparison signal and a read control signal in response to the comparison signal; and
a read control circuit coupled to the memory circuit, the write control circuit and the one-line judging circuit, the read control circuit generating the read address in response to the write address, the read control signal and the difference signal.
3 Assignments
0 Petitions
Accused Products
Abstract
An image processing apparatus includes a memory circuit, one-line judging circuit, a write control circuit and a read control circuit. The memory circuit stores an input data in response to a write address and outputs an output data in response to a read address. The one-line judging circuit receives a horizontal synchronization signal and a sampling clock signal and compares a number of pixels sampled within one line of the horizontal synchronization signal with a predetermined number so as to output a comparison signal and a difference signal representing a difference between the sampled number and a predetermined number. The write control circuit generates the write address in response to the clock signal and the comparison signal, and a read control signal in response to the comparison signal. The read control circuit generates the read address in response to the write address, the read control signal and the difference signal.
10 Citations
20 Claims
-
1. An image processing apparatus comprising:
-
a memory circuit storing an input data in response to a write address and outputting an output data in response to a read address;
a one-line judging circuit receiving a horizontal synchronization signal and a sampling clock signal, the one-line judging circuit comparing a number of pixels sampled within one line of the horizontal synchronization signal with a predetermined number so as to output a comparison signal and a difference signal representing a difference between the sampled number of pixels and a predetermined number;
a write control circuit coupled to the memory circuit and the one-line judging circuit, the write control circuit generating the write address in response to the sampling clock signal and the comparison signal and a read control signal in response to the comparison signal; and
a read control circuit coupled to the memory circuit, the write control circuit and the one-line judging circuit, the read control circuit generating the read address in response to the write address, the read control signal and the difference signal. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. An image processing apparatus comprising:
-
a memory circuit having a capacity of n, the memory circuit storing an input data in response to a write address and outputting an output data in response to a read address;
a counter counting a sampling clock signal in response to a horizontal synchronization signal and outputting a counting signal;
a write control circuit coupled to the memory circuit and the counter, the write control circuit generating the write address in response to the sampling clock signal, the horizontal synchronization signal and the counting signal; and
a read control circuit coupled to the memory circuit and the write control circuit, the read control circuit generating the read address in response to the write address, the sampling clock signal and a phase difference signal representing n/2, wherein n is a natural number. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. An image processing apparatus comprising:
-
a memory circuit having a capacity of n, the memory circuit storing an input data in response to a write address and outputting an output data in response to a read address;
a counter counting a sampling clock signal in response to a horizontal synchronization signal and outputting a counting signal;
a write control circuit coupled to the memory circuit and the counter, the write control circuit generating the write address in response to the sampling clock signal, the horizontal synchronization signal and the counting signal; and
a read control circuit coupled to the memory circuit and the write control circuit, the read control circuit generating the read address when the read control circuit detects a phase difference representing n/2 based on the write address and the sampling clock signal, wherein n is a natural number. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification