Semiconductor device with non-volatile memory and random access memory
First Claim
Patent Images
1. A semiconductor device, comprising:
- a first chip including a first memory comprised of a plurality of first memory cells each having a first capacitor and a first MISFET, a plurality of first nodes for receiving first access signals for said first memory, and a first control logic for controlling an operation of the first memory;
a second chip including a second memory comprised of a plurality of second memory cells each having a second capacitor and a second MISFET, a plurality of second nodes for receiving second access signals for said second memory, and a second control logic for controlling an operation of the second memory; and
a third chip including a memory controller comprised of a plurality of third nodes connected to said plurality of first nodes to supply the first access signals for said first chip, a plurality of fourth nodes connected to said plurality of second nodes to supply the second access signals for said second chip, and a plurality of fifth nodes for receiving external access signals, wherein said memory controller delivers a first access signal so as to access said first memory when receiving the external access signal during a first period, and delivers a second access signal so as to access said second memory when receiving the external access signal during a second period, wherein said memory controller outputs the first access signals indicating a refresh operation command to said plurality of first nodes of said first memory regardless of the external access signals. wherein said memory controller outputs the second access signals indicating the refresh operation command to said plurality of second nodes of said second memory regardless of the external access signals, wherein each of said first memory and said second memory is a dynamic random access memory chip, and wherein said first chip, said second chip and said third chip are different chips.
5 Assignments
0 Petitions
Accused Products
Abstract
A non-volatile memory, an SRAM, a DRAM and a control circuit are module-formed into a single packaged. The control circuit assigns addresses to the SRAM and addresses to the DRAM and data necessary to be held for a long period of time is saved in the SRAM. Two chips of DRAM are mapped to the same address space and refreshed alternately. The plural chips are arranged such that they are mutually laminated, and they are wired by means of a BGA or inter-chip bonding.
-
Citations
18 Claims
-
1. A semiconductor device, comprising:
-
a first chip including a first memory comprised of a plurality of first memory cells each having a first capacitor and a first MISFET, a plurality of first nodes for receiving first access signals for said first memory, and a first control logic for controlling an operation of the first memory;
a second chip including a second memory comprised of a plurality of second memory cells each having a second capacitor and a second MISFET, a plurality of second nodes for receiving second access signals for said second memory, and a second control logic for controlling an operation of the second memory; and
a third chip including a memory controller comprised of a plurality of third nodes connected to said plurality of first nodes to supply the first access signals for said first chip, a plurality of fourth nodes connected to said plurality of second nodes to supply the second access signals for said second chip, and a plurality of fifth nodes for receiving external access signals, wherein said memory controller delivers a first access signal so as to access said first memory when receiving the external access signal during a first period, and delivers a second access signal so as to access said second memory when receiving the external access signal during a second period, wherein said memory controller outputs the first access signals indicating a refresh operation command to said plurality of first nodes of said first memory regardless of the external access signals. wherein said memory controller outputs the second access signals indicating the refresh operation command to said plurality of second nodes of said second memory regardless of the external access signals, wherein each of said first memory and said second memory is a dynamic random access memory chip, and wherein said first chip, said second chip and said third chip are different chips. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A semiconductor devices comprising:
-
a first DRAM chip;
a second DRAM chip;
a chip including a memory controller comprised of a plurality of first nodes connected to said first DRAM chip to supply first access signals for said first DRAM chip, a plurality of second nodes adapted to supply second access signals for said second DRAM chip, and a plurality of third nodes for receiving external access signals;
a non-volatile memory chip;
a plurality of address signal terminals connected in common to said non-volatile memory chip and said chip including said memory controller to receive address signals from the outside of said semiconductor device; and
a plurality of data input/output terminals connected in common to said non-volatile memory chip and said chip including said memory controller to perform input/output of data from the outside of said semiconductor device, wherein said memory controller outputs the first access signals and the second access signals indicating a refresh operation command regardless of the external access signals, and wherein said first DRAM chip and said second DRAM chip are different chips. - View Dependent Claims (15, 16, 17, 18)
-
Specification