Current sensing method and apparatus particularly useful for a memory array of cells having diode-like characteristics
First Claim
1. An integrated circuit comprising:
- a memory array having memory cells with diode-like conduction characteristics, for at least one of two memory cell data states, each memory cell coupled between a word line and a bit line and having first and second nominal current levels in accordance with its data state when forward biased;
a selection circuit for selecting one of a group of bit lines;
a bit line sensing circuit for determining the data state of a selected memory cell on the selected bit line, said sensing circuit comprising;
a bias isolation circuit for biasing the selected bit line coupled thereto at a selected bit line bias voltage and for conveying a current on the selected bit line onto a sense node while keeping the selected bit line substantially at the selected bit line bias voltage;
a reference current circuit for coupling to the sense node a reference current; and
a voltage amplifier circuit responsive to a voltage developed on the sense node by a net difference in current between the selected bit line current and the reference current.
5 Assignments
0 Petitions
Accused Products
Abstract
A memory array includes a sensing circuit for sensing bit line current while keeping the voltage of the selected bit line substantially unchanged. The word lines and bit lines are biased so that essentially no bias voltage is impressed across half-selected memory cells, which substantially eliminates leakage current through half-selected memory cells. The bit line current which is sensed arises largely from only the current through the selected memory cell. A noise detection line in the memory array reduces the effect of coupling from unselected word lines to the selected bit line. In a preferred embodiment, a three-dimensional memory array having a plurality of rail-stacks forming bit lines on more than one layer, includes at least one noise detection line associated with each layer of bit lines. A sensing circuit is connected to a selected bit line and to its associated noise detection line.
63 Citations
59 Claims
-
1. An integrated circuit comprising:
-
a memory array having memory cells with diode-like conduction characteristics, for at least one of two memory cell data states, each memory cell coupled between a word line and a bit line and having first and second nominal current levels in accordance with its data state when forward biased;
a selection circuit for selecting one of a group of bit lines;
a bit line sensing circuit for determining the data state of a selected memory cell on the selected bit line, said sensing circuit comprising;
a bias isolation circuit for biasing the selected bit line coupled thereto at a selected bit line bias voltage and for conveying a current on the selected bit line onto a sense node while keeping the selected bit line substantially at the selected bit line bias voltage;
a reference current circuit for coupling to the sense node a reference current; and
a voltage amplifier circuit responsive to a voltage developed on the sense node by a net difference in current between the selected bit line current and the reference current. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 20)
-
-
10. An integrated circuit comprising:
-
a memory array having memory cells with diode-like conduction characteristics, for at least one of two memory cell data states, each memory cell coupled between a word line and a bit line and having first and second nominal current levels in accordance with its data state when forward biased;
a selection circuit for selecting one of a group of bit lines;
a bit line sensing circuit for determining the data state of a selected memory cell on the selected bit line, said sensing circuit comprising;
a bias isolation circuit for biasing the selected bit line coupled thereto at a selected bit line bias voltage and for conveying a current on the selected bit line onto a sense node while keeping the selected bit line substantially at the selected bit line bias voltage;
a reference current circuit for coupling to the sense node a reference current; and
a voltage amplifier circuit responsive to a voltage developed on the sense node by a net difference in current between the selected bit line current and the reference current;
wherein the reference current circuit comprises a current mirror circuit having a first transistor and a second transistor whose respective control terminals are both coupled to a bias control node, for developing a voltage on the bias control node responsive to a current flowing thereinto, and for mirroring the current through the second transistor to form the reference current for the sense node coupled thereto; and
whereinthe memory array also includes a noise detection line associated with a group of bit lines;
the selection circuit includes circuitry for selecting a noise detection line associated with the selected bit line; and
the reference current coupled to the sense node is modulated by a noise current flowing through the selected noise detection line. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22)
-
-
23. An integrated circuit comprising:
-
a memory array having memory cells with an antifuse memory element and diode-like conduction characteristics, for at least one of two memory cell data states, each memory cell coupled between a word line and a bit line and having first and second nominal current levels in accordance with its data state when forward biased;
a selection circuit for selecting one of a group of bit lines;
a bit line sensing circuit for determining the data state of a selected memory cell on the selected bit line, said sensing circuit comprising;
a bias isolation circuit for biasing the selected bit line coupled thereto at a selected bit line bias voltage and for conveying a current on the selected bit line onto a sense node while keeping the selected bit line substantially at the selected bit line bias voltage;
a reference current circuit fur coupling to the sense node a reference current; and
a voltage amplifier circuit responsive to a voltage developed on the sense node by a net difference in current between the selected bit line current and the reference current. - View Dependent Claims (24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 51)
-
-
38. An integrated circuit comprising:
-
a memory array having memory cells with an antifuse memory element and diode-like conduction characteristics, for at least one of two memory cell data states, each memory cell coupled between a word line and a bit line and having first and second nominal current levels in accordance with its data state when forward biased;
selection circuit for selecting one of a noun of bit lines;
a bit line sensing circuit for determining the data state of a selected memory cell on the selected bit line, said sensing circuit comprising;
a bias isolation circuit for biasing the selected bit line coupled thereto at a selected bit line bias voltage and for conveying a current on the selected bit line onto a sense node while keeping the selected bit line substantially at the selected bit line bias voltage;
a reference current circuit for coupling to the sense node a reference current; and
a voltage amplifier circuit responsive to a voltage developed on the sense node by a net difference in current between the selected bit line current and the reference current;
wherein the reference current circuit comprises a current mirror circuit having a first transistor and a second transistor whose respective control terminals are both coupled to a bias control node, for developing a voltage on the bias control node responsive to a current flowing thereinto, and for mirroring the current through the second transistor to form the reference current for the sense node coupled thereto; and
whereinthe memory array also includes a noise detection line associated with a group of bit lines;
the selection circuit includes circuitry for selecting a noise detection line associated with the selected bit line; and
the reference current coupled to the sense node is modulated by a noise current flowing through the selected noise detection line. - View Dependent Claims (39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 59)
-
Specification