Programming and erasing methods for a non-volatile memory cell
First Claim
1. A method for erasing a memory array comprising:
- adapting a parameter of an erase pulse as a function of the difference between the current threshold voltage of a cell of said memory array and an erase threshold value; and
applying the erase pulse to a terminal of a cell of said array selected from the group consisting of gate, drain and source.
6 Assignments
0 Petitions
Accused Products
Abstract
A method for programming and erasing a memory array includes the step of adapting programming or erase pulses to the current state of the memory array. In one embodiment, the step of adapting includes the steps of determining the voltage level of the programming pulse used to program a fast bit of the memory array and setting an initial programming level of the memory array to a level in the general vicinity of the programming level of the fast bit. For erasure, the method includes the steps of determining erase conditions of the erase pulse used to erase a slowly erasing bit of said memory array and setting initial erase conditions of said memory array to the general vicinity of said erase conditions of said slowly erasing bit. In another embodiment of the array, the step of adapting includes the steps of measuring the current threshold level of a bit to within a given range and selecting an incremental voltage level of a next programming or erase pulse for the bit in accordance with the measured current threshold level.
-
Citations
8 Claims
-
1. A method for erasing a memory array comprising:
-
adapting a parameter of an erase pulse as a function of the difference between the current threshold voltage of a cell of said memory array and an erase threshold value; and
applying the erase pulse to a terminal of a cell of said array selected from the group consisting of gate, drain and source. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
Specification