Display line drivers and method for signal propagation delay compensation
First Claim
1. A method of operating an LCD display, the LCD display including pixels arranged in an array of rows and columns, row driver circuitry including a plurality of row drivers, each of the plurality of row drivers being coupled to at least one row of pixels, the row driver circuitry applying a row enable signal to a selected one of the rows to enable the pixels within the selected row, and column driver circuitry including a plurality of column drivers, each of the plurality of column drivers being coupled to at least one column of pixels, for driving voltages onto the columns of the LCD display for storage in the pixels of the selected row, the columns of the LCD display including at least a first column located relatively proximate to the row driver circuitry and at least a second column located relatively distant from the row driver circuitry, the row enable signal being subject to a propagation delay as it is conducted along the selected row as measured between the first column and the second column, the method comprising the steps of:
- a. applying the row enable signal to a first selected row of the LCD display via the row driver circuitry at a first predetermined time and for a predetermined duration;
b. enabling a first column driver for applying a first driving voltage onto the first column of the LCD display at a second predetermined time and during said first predetermined duration to transfer the first driving voltage onto a first pixel located at an intersection of the first column with the first selected row;
c. enabling a second column driver for applying a second driving voltage onto the second column of the LCD display at a third predetermined time and during said first predetermined duration to transfer the second driving voltage onto a second pixel located at an intersection of the second column with the first selected row; and
d. delaying the third predetermined time beyond the second predetermined time by a delay that is approximately equal to the propagation delay but less than said first predetermined duration.
1 Assignment
0 Petitions
Accused Products
Abstract
Methods and apparatus for compensating the effects of display signal propagation delay in a display panel are disclosed. The apparatus comprises circuitry in addition to conventional display driver circuitry for delaying display line timing signals by an amount approximating the delay found in corresponding display lines. By delaying display line timing signals, for example in a column driver, by an time approximately equal the delay experienced in a corresponding row enable signal line, capacitors associated with the display pixels charge more fully resulting in a more vivid display image. Methods for compensating the effects of display signal propagation delay involve generating a plurality of delayed display timing signals and activating display lines in response to those delayed timing signals.
141 Citations
40 Claims
-
1. A method of operating an LCD display, the LCD display including pixels arranged in an array of rows and columns, row driver circuitry including a plurality of row drivers, each of the plurality of row drivers being coupled to at least one row of pixels, the row driver circuitry applying a row enable signal to a selected one of the rows to enable the pixels within the selected row, and column driver circuitry including a plurality of column drivers, each of the plurality of column drivers being coupled to at least one column of pixels, for driving voltages onto the columns of the LCD display for storage in the pixels of the selected row, the columns of the LCD display including at least a first column located relatively proximate to the row driver circuitry and at least a second column located relatively distant from the row driver circuitry, the row enable signal being subject to a propagation delay as it is conducted along the selected row as measured between the first column and the second column, the method comprising the steps of:
-
a. applying the row enable signal to a first selected row of the LCD display via the row driver circuitry at a first predetermined time and for a predetermined duration;
b. enabling a first column driver for applying a first driving voltage onto the first column of the LCD display at a second predetermined time and during said first predetermined duration to transfer the first driving voltage onto a first pixel located at an intersection of the first column with the first selected row;
c. enabling a second column driver for applying a second driving voltage onto the second column of the LCD display at a third predetermined time and during said first predetermined duration to transfer the second driving voltage onto a second pixel located at an intersection of the second column with the first selected row; and
d. delaying the third predetermined time beyond the second predetermined time by a delay that is approximately equal to the propagation delay but less than said first predetermined duration. - View Dependent Claims (2)
-
-
3. A method of operating an LCD display, the LCD display including pixels arranged in an array of rows and columns, row driver circuitry including a plurality of row drivers, each of the plurality of row drivers being coupled to at least one row of pixels for applying a row enable signal to a selected one of the rows to enable the pixels within the selected row, and column driver circuitry including a plurality of column drivers, each of the plurality of column drivers being coupled to at least one column of pixels for driving voltages onto the columns of the LCD display for storage in the pixels of the selected row, the rows of the LCD display including at least a first row located relatively proximate to the column driver circuitry and at least a second row located relatively distant from the column driver circuitry, each voltage driven onto each columns of the LCD display being subject to a column propagation delay as it is conducted along the column as measured between the column driver circuitry and the second row, the method comprising the steps of:
-
a. applying driving voltages onto the columns of the LCD display at a first predetermined time; and
b. enabling a row driver for applying the row enable signal to the second row at a second predetermined time delayed beyond the first predetermined time by a delay that is approximately equal to the column propagation delay, the row enable signal being applied for a predetermined duration; and
c. storing the driving voltages driven onto the columns of the LCD display into each of the pixels of the enabled row during such predetermined duration.
-
-
4. A method of compensating for propagation delay of a row display line signal in a display having display elements accessed by an array of row display lines and column display lines, the display including a plurality of row drivers corresponding to the number of rows in the array, and including a plurality of column drivers corresponding to the number of columns in the array, each display element being addressed by applying a row enable signal for a predetermined duration to the row display line in which such display element lies and by applying a column driving signal to the column display line in which such display element lies, a plurality of the display elements in a particular row of the display being addressed during the predetermined duration of the row enable signal, the method comprising the steps of:
-
a. generating a column display line timing signal during each row enable signal for initiating an activation cycle of column drivers;
b. generating a first plurality of delayed column display line timing signals in response to the column display line timing signal;
c. activating a row display line for said predetermined duration; and
d. activating at least one column display line in response to each of the first plurality of delayed column display line timing signals, while activating all of the column display lines during said predetermined duration. - View Dependent Claims (5, 6, 7, 8, 9, 10, 11)
-
-
12. A display line driver circuit for a display, the display including display elements arranged in an array of rows and columns and including a plurality of row drivers corresponding to the number of rows in the array, and including a plurality of column drivers corresponding to the number of columns in the array, each display element being addressed by applying a row enable signal for a predetermined duration to the row in which such display element lies and by applying a column driving signal to the column in which such display element lies, a plurality of the display elements in a particular row of the display being addressed during the predetermined duration of the row enable signal, the display line driver circuit generating display line timing signals, and comprising:
-
a. a first plurality of delay elements operatively coupled together such that a signal propagating through the first plurality of delay elements is increasingly delayed as it propagates through each successive delay element;
b. a plurality of signal taps, each coupled between a selected pair of delay elements; and
c. at least one display line associated with each signal tap. - View Dependent Claims (13, 14, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25)
-
-
19. A display line driver circuit for a display including display elements arranged in an array of rows and columns, the display line driver circuit generating display line timing signals, and comprising:
-
a. a first plurality of delay elements operatively coupled together such that a signal propagating through the first plurality of delay elements is increasingly delayed as it propagates through each successive delay element, the first plurality of delay elements including a delay locked loop circuit;
b. a plurality of signal taps, each coupled between a selected pair of delay elements;
c. at least one display line associated with each signal tap;
d. a delay locked loop adjustment circuit;
e. the delay locked loop circuit an input and an output; and
f. the delay locked loop adjustment circuit comprises;
i) a calibration pulse generator coupled to the input of the delay locked loop circuit;
ii) a first comparator having an inverting input, a non-inverting input, and an output, the non-inverting input being coupled to the output of the delay locked loop circuit;
iii) a second comparator having an inverting input, a non-inverting input, and an output, the output of the second comparator being coupled to the inverting input of the first comparator;
iv) a variable impedance element coupled between the inverting input of the second comparator and a first reference voltage;
v) a first impedance element coupled between a second reference voltage and the non-inverting input of the second comparator; and
vi) a second fixed impedance coupled between the non-inverting input of the second comparator and the first reference voltage.
-
-
26. A display having pixels arranged in an array of rows and columns, row driver circuitry including a row driver for each row of the array, the row driver circuitry applying a row enable signal to a selected one of the rows to enable the pixels within the selected row, and column driver circuitry including a column driver for each column of the array for driving voltages onto the columns of the display for storage in the pixels of the selected row, the columns of the display including at least a first column located relatively proximate to the row driver circuitry and at least a second column located relatively distant from the row driver circuitry, the row enable signal being subject to a propagation delay as it is conducted along the selected row as measured between the first column and the second column, the display comprising:
-
a. a first plurality of delay elements within the column driver circuitry which are operatively coupled together such that a signal propagating through the first plurality of delay elements is increasingly delayed as it propagates through each successive delay element; and
b. a signal tap associated with the second column coupled at a selected point between two of the delay elements such that the delay of the signal propagating through the first plurality of delay elements at that selected point is substantially equal to the propagation delay of the row enable signal along the selected row when it reaches the second column. - View Dependent Claims (27, 28, 29, 30, 31, 32, 34, 35, 36, 37)
-
-
33. A display having pixels arranged in an array of rows and columns, row driver circuitry for applying a row enable signal to a selected one of the rows to enable the pixels within the selected row, and column driver circuitry for driving voltages onto the columns of the display for storage in the pixels of the selected row, the columns of the display including at least a first column located relatively proximate to the row driver circuitry and at least a second column located relatively distant from the row driver circuitry, the row enable signal being subject to a propagation delay as it is conducted along the selected row as measured between the first column and the second column, the display comprising:
-
i) a first plurality of delay elements within the column driver circuitry which are operatively coupled together such that a signal propagating through the first plurality of delay elements is increasingly delayed as it propagates through each successive delay element;
ii) a signal tap associated with the second column coupled at a selected point between two of the delay elements such that the delay of the signal propagating through the first plurality of delay elements at that selected point is substantially equal to the propagation delay of the row enable signal when it reaches the second column;
iii) a group of columns associated with a column group driver circuit for driving voltages onto each column of the group, said group of columns including the second column; and
iv) a delay locked loop adjustment circuit including;
a. a calibration pulse generator coupled to the input of the delay locked loop circuit;
b. a first comparator having an inverting input, a non-inverting input, and an output, the non-inverting input being coupled to the output of the delay locked loop circuit;
c. a second comparator having an inverting input, a non-inverting input, and an output, the output of the second comparator being coupled to the inverting input of the first comparator;
d. a variable impedance element coupled between the inverting input of the second comparator and a first reference voltage;
e. a first impedance element coupled between a second reference voltage and the non-inverting input of the second comparator; and
f. a second fixed impedance coupled between the non-inverting input of the second comparator and the first reference voltage.
-
-
38. A display signal timing controller for a display having a plurality of display elements arranged in an array of rows and columns, row driver circuitry for applying a row enable signal to a selected one of the rows in response to a row timing signal, the row enable signal being subject to a propagation delay as it is conducted along the row, and column driver circuitry for driving voltages onto the columns of the display for storage in the pixels of the selected row in response to a column timing signal, the voltage driven onto the column also being subject to a propagation delay as it is conducted along the column, the display signal timing controller comprising:
-
a. a delay locked loop circuit including a plurality of delay elements coupled in series for delaying a first display timing signal;
b. a plurality of taps coupled between select delay elements of the delay locked loop circuit for tapping delayed portions of the first display timing signal; and
c. output circuitry configured to generate a second display timing signal in response to the first display timing signal, the output circuitry being coupled to said plurality of taps and being responsive to the tapped delayed portions of the first display timing signal, the second display timing signal changing state to a first condition in response to the receipt of the first display timing signal and maintaining the second display timing signal in the first condition at least until all of the tapped delayed portions of the first display timing signal have been received. - View Dependent Claims (39)
-
-
40. A display having pixels arranged in an array of rows and columns, row driver circuitry including a plurality of row drivers, each of the plurality of row drivers being coupled to at least one row of pixels, the row driver circuitry applying a row enable signal to a selected one of the rows to enable the pixels within the selected row, and column driver circuitry including a plurality of column drivers, each of the plurality of column drivers being coupled to at least one column of pixels for driving voltages onto the columns of the display for storage in the pixels of the selected row, the rows of the display including at least a first row located relatively proximate to the column driver circuitry and at least a second row located relatively distant from the column driver circuitry, each of the voltages driven onto the columns being subject to a propagation delay as such voltages are conducted along the columns as measured between the first row and the second row, the display comprising:
-
a. a plurality of successive row signal delay elements within the row driver circuitry which are operatively coupled together such that a signal propagating through the plurality of successive row signal delay elements is increasingly delayed as it propagates through each successive row signal delay element;
b. a plurality of signal taps associated with selected points among the plurality of successive row signal delay elements; and
c. circuitry configured to select a first signal tap from among the plurality of signal taps which will approximate the propagation delay of the voltages driven onto the columns as such voltages reach the second row.
-
Specification