Radio frequency data communications device
First Claim
Patent Images
1. CMOS transmitter carrier circuitry configured to receive a digital clock signal, the circuitry comprising:
- a phase locked loop including a voltage controlled oscillator configured to multiply the frequency of the digital clock signal by a predetermined multiple and control circuitry to maintain a desired frequency, the phase locked loop having an output providing a transmitter carrier, the control circuitry including a first charge pump coupled to a start-up circuit and configured to pump a frequency of the voltage controlled oscillator in response to a start-up command from the start-up circuit, and a second charge pump and configured to selectively pump up or down the frequency of the voltage controlled oscillator in steps smaller than the steps of the first charge pump; and
divider circuitry having an input coupled to the voltage controlled oscillator and receiving the multiplied frequency, the divider circuitry being configured to divide by the predetermined multiple, and the divider circuitry having an output coupled to the control circuitry.
3 Assignments
0 Petitions
Accused Products
Abstract
A radio frequency identification device comprises an integrated circuit including a receiver, a transmitter, and a microprocessor. The receiver and transmitter together define an active transponder. The integrated circuit is preferably a monolithic single die integrated circuit including the receiver, the transmitter, and the microprocessor. Because the device includes an active transponder, instead of a transponder which relies on magnetic coupling for power, the device has a much greater range.
170 Citations
37 Claims
-
1. CMOS transmitter carrier circuitry configured to receive a digital clock signal, the circuitry comprising:
-
a phase locked loop including a voltage controlled oscillator configured to multiply the frequency of the digital clock signal by a predetermined multiple and control circuitry to maintain a desired frequency, the phase locked loop having an output providing a transmitter carrier, the control circuitry including a first charge pump coupled to a start-up circuit and configured to pump a frequency of the voltage controlled oscillator in response to a start-up command from the start-up circuit, and a second charge pump and configured to selectively pump up or down the frequency of the voltage controlled oscillator in steps smaller than the steps of the first charge pump; and
divider circuitry having an input coupled to the voltage controlled oscillator and receiving the multiplied frequency, the divider circuitry being configured to divide by the predetermined multiple, and the divider circuitry having an output coupled to the control circuitry. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method of manufacturing CMOS transmitter carrier circuitry, the circuitry receiving a digital clock signal, the method comprising:
-
including in a phase locked loop a voltage controlled oscillator configured to multiply the frequency of the digital clock signal by a predetermined multiple, coupling a loop filter to the voltage controlled oscillator, and coupling a phase-frequency detector and charge pump to the voltage controlled oscillator and to the loop filter to maintain a desired frequency, the phase locked loop having an output providing a transmitter carrier; and
coupling an input of divider circuitry to the voltage controlled oscillator to receive the multiplied frequency, configuring the divider circuitry to divide by the predetermined multiple, and coupling an output of the divider circuitry to the phase-frequency detector. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A method of manufacturing a CMOS transmitter configured to receive a digital clock signal, the method comprising:
-
including in a phase locked loop a voltage controlled oscillator configured to multiply the frequency of the digital clock signal by a predetermined multiple, coupling a phase-frequency detector and charge pump to the voltage controlled oscillator and to a passive loop filter, to maintain a desired frequency, the voltage controlled oscillator having a plurality of outputs that are angularly spaced apart with respect to phase, the phase locked loop having an output providing a transmitter carrier;
coupling an input of the divider circuitry to one of the outputs of the voltage controlled oscillator, the divider circuitry being configured to divide by the predetermined multiple and having an output coupled to the phase-frequency detector; and
coupling a modulator to the phase locked loop to use the transmitter carrier. - View Dependent Claims (16, 17, 18, 19)
-
-
20. A method of providing a carrier for wireless communications using an integrated circuit including carrier circuitry, the method comprising:
-
receiving a digital clock signal with the carrier circuitry, the carrier circuitry being defined by CMOS circuit elements, the carrier circuitry including a phase locked loop having a voltage controlled oscillator, having a loop filter, having a phase-frequency detector, and having a charge pump coupled to the phase-frequency detector and to the loop filter, the voltage controlled oscillator having an output, and the phase locked loop having an output providing a transmitter carrier;
multiplying the frequency of the digital clock signal by a predetermined multiple using the voltage controlled oscillator;
receiving the digital clock signal with the phase-frequency detector and comparing the frequency and phase of the digital clock signal with a second signal and issuing pump up or pump down signals in response to the comparison, maintaining a desired frequency in response to the pump up and pump down signals using the charge pump, the charge pump receiving the pump up and pump down signals and producing an output having a voltage that varies in response to the pump up and pump down signals; and
dividing by the predetermined multiple using divider circuitry having an input coupled to the output of the voltage controlled oscillator, the divider circuitry having an output defining a second signal coupled to the phase-frequency detector. - View Dependent Claims (21, 22, 23, 24, 25)
-
-
26. A method of providing a carrier for wireless communications, the method comprising:
-
receiving a digital clock signal using carrier circuitry, the carrier circuitry being defined by CMOS circuit elements;
multiplying the frequency of the digital clock signal by a predetermined multiple using a phase locked loop including a voltage controlled oscillator, a passive loop filter, a phase-frequency detector, and a charge pump coupled to the phase-frequency detector, to the voltage controlled oscillator, and to the loop filter to maintain a desired frequency in response to the pump up and pump down signals, the voltage controlled oscillator having a plurality of outputs that are angularly spaced apart with respect to phase, the phase locked loop having an output providing a transmitter carrier;
receiving the digital clock signal with the phase-frequency detector and comparing the frequency and phase of the digital clock signal with a second signal and issuing pump up or pump down signals in response to the comparison and dividing by the predetermined multiple using divider circuitry having an input coupled to one of the outputs of the voltage controlled oscillator and having an output defining the second signal coupled to the phase-frequency detector. - View Dependent Claims (27, 28, 29, 30, 31, 32, 33)
-
-
34. A method of manufacturing an integrated circuit including a transmitter for wireless communications, the transmitter configured to receive a digital clock signal, the transmitter being defined by CMOS circuit elements, the method comprising:
-
including in a phase locked loop a voltage controlled oscillator to multiply the frequency of the digital clock signal by a predetermined multiple, a passive loop filter, a phase-frequency detector to receive the digital clock signal and compare the frequency and phase of the digital clock signal with a second signal and to issue pump up or pump down signals in response to the comparison, and coupling a charge pump to the phase-frequency detector, the voltage controlled oscillator and to the loop filter to maintain a desired frequency in response to the pump up and pump down signals, the voltage controlled oscillator having a plurality of outputs that are angularly spaced apart with respect to phase, the phase locked loop having an output providing a transmitter carrier;
coupling the input of divider circuitry to one of the outputs of the voltage controlled oscillator, the divider circuitry dividing by the predetermined multiple and having an output defining the second signal coupled to the phase-frequency detector; and
coupling a modulator to the voltage controlled oscillator. - View Dependent Claims (36, 37)
-
-
35. A method of manufacturing an integrated circuit in accordance with 34, wherein the voltage controlled oscillator includes a plurality of stages, one of the stages including a first transistor having a control electrode defining a first input, and first and second power electrodes, wherein the first power electrode defines a first node, wherein the stage further includes a second transistor having a control electrode defining a second input, and having first and second power electrodes, wherein the first power electrode of the second transistor defines a second node, wherein the stage further includes a current source connected to the second power electrodes of the first and second transistors, the current source being configured to direct current away from the second power electrodes of the first and second transistors, and wherein the stage further includes a variable resistance configured to couple the first and second nodes to a supply voltage.
Specification