Nonvolatile semiconductor memory device
First Claim
1. A nonvolatile semiconductor memory device with a function of executing a verify operation for write data, comprising:
- a memory cell array including memory cells arranged in a matrix, and a password storage area for storing password data;
an input buffer that receives data input from outside;
a first retaining circuit that retains input password data or write data, which is input to the input buffer;
a verify sense amplifier that detects, at a time of the verify operation, the password data that is read out of the password storage area or data that is read out of the memory cell array; and
a coincidence determination circuit that determines whether the input password data coincides with the read-out password data, or determines whether the write data coincides with the read-out data.
1 Assignment
0 Petitions
Accused Products
Abstract
A nonvolatile semiconductor memory device with a function of executing a verify operation for write data that is input from outside includes a memory cell array including memory cells arranged in a matrix, and a password storage area for storing password data, an input buffer that receives data input from outside, a first retaining circuit that retains input password data or write data, which is input to the input buffer, a verify sense amplifier that detects, at a time of the verify operation, the password data that is read out of the password storage area or data that is read out of the memory cell array, and a coincidence determination circuit that determines whether the input password data coincides with the read-out password data, or determines whether the write data coincides with the read-out data.
-
Citations
18 Claims
-
1. A nonvolatile semiconductor memory device with a function of executing a verify operation for write data, comprising:
-
a memory cell array including memory cells arranged in a matrix, and a password storage area for storing password data; an input buffer that receives data input from outside; a first retaining circuit that retains input password data or write data, which is input to the input buffer; a verify sense amplifier that detects, at a time of the verify operation, the password data that is read out of the password storage area or data that is read out of the memory cell array; and a coincidence determination circuit that determines whether the input password data coincides with the read-out password data, or determines whether the write data coincides with the read-out data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
Specification