Method and apparatus for coding bits of data in parallel

• US 6,954,885 B2
• Filed: 12/14/2001
• Issued: 10/11/2005
• Est. Priority Date: 12/14/2001
• Status: Expired due to Fees

• Current Assignee: Qualcomm, Inc.
• Original Assignee: Qualcomm, Inc.
• Inventors: Howard, Michael A., Fuchs, Robert J., Hurt, James Y.
• Primary Examiner(s): Baker, Stephen M.
• Application Number:
  US10/020,532
• Publication Number:
  US 20030140304A1
• Time in Patent Office: 1,397 Days
• Field of Search: 714/701, 714/702, 714/755, 714/786
• US Class Current: 714/701
• CPC Class Codes: H03M 13/235 Encoding of convolutional codes, e.g. methods or arrangements for parallel or block-wise encoding
• CPC Class Codes: H03M 13/275 Interleaver wherein the permutation pattern is obtained using a congruential operation of the type y=ax+b modulo c
• CPC Class Codes: H03M 13/2764 Circuits therefore
• CPC Class Codes: H03M 13/2903 Methods and arrangements specifically for encoding, e.g. parallel encoding of a plurality of constituent codes
• CPC Class Codes: H03M 13/2972 Serial concatenation using convolutional component codes
• CPC Class Codes: H03M 13/6561 Parallelized implementations
• CPC Class Codes: H03M 13/6563 Implementations using multi-port memories
• CPC Class Codes: H03M 13/6575 Implementations based on combinatorial logic, e.g. Boolean circuits
• CPC Class Codes: H04L 1/0043 Realisations of complexity reduction techniques, e.g. use of look-up tables
• CPC Class Codes: H04L 1/005 Iterative decoding, including iteration between signal detection and decoding operation
• CPC Class Codes: H04L 1/0065 Serial concatenated codes
• CPC Class Codes: H04L 1/0066 Parallel concatenated codes
• CPC Class Codes: H04L 1/0069 Puncturing patterns
• CPC Class Codes: H04L 1/0071 Use of interleaving interleaving per se H03M13/27

Abstract

A method and apparatus for encoding multiple bits in parallel wherein outputs are generated recursively. During each clock cycle, the encoder processes multiple bits and generates outputs consistent with those generated sequentially over multiple clock cycles in a conventional convolutional encoder. In one embodiment, input data is stored in multiple memory storage units, which are then each uniquely addressed to provide data to parallel encoders.

Claims

1. An address generation apparatus for an interleaver in a wireless communication system, the apparatus comprising:

a counter; and

a plurality of address generators each coupled to the counter, each of the plurality of address generators comprising;

a memory storage device coupled to the counter, storing a plurality of counter values with corresponding counter offset values; and

a second counter coupled to the memory storage device, adapted to add the counter offset value to a previously generated address.

2. The apparatus as in claim 1, wherein the second counter comprises:

an adder having a first input coupled to the memory storage device;

a multiplexor having a first input coupled to an output of the adder and a second input coupled to a predetermined initialization value; and

a second memory storage device coupled to the output of the multiplexor and having an output coupled to a second input to the adder.

3. The apparatus as in claim 2, further comprising:

append circuitry coupled between the memory storage device and the second counter, wherein the append circuitry appends a predetermined value to the output of the memory storage device.

4. The apparatus as in claim 3, wherein the first memory storage device is a look up table.

5. A data encoder, comprising:

a plurality of memories for storing sequential input information bits;

a plurality of interleavers for scrambling the input information bits, each of the plurality of interleavers configured to receive input information bits in parallel;

a first encoder coupled to a first of the memories, the first encoder adapted to encode the sequential input information bits; and

a second encoder coupled to the plurality of memories, the second encoder adapted to encode the interleaved input information bits.

6. The data encoder as in claim 5, wherein the first encoder and the second encoder process multiple bits per system clock cycle.

7. The data encoder as in claim 6, wherein the first encoder and the second encoder include a plurality of AND-XOR trees.

8. The data encoder as in claim 7, wherein the first encoder and the second encoder recursively process multiple bits.