Timing of and minimizing external influences on digital signals
First Claim
Patent Images
1. A digital system, comprising:
- a processing device for processing data which is clocked via a first clock signal;
a data output register for transmitting data over a signal line to a further digital system; and
a PLL device which generates a second clock signal from the first clock signal, the second clock signal supplied as a clock signal to the further digital system via a clock line; and
a feedback loop of the PLL device having a same run time as the signal line, wherein the second clock signal is supplied as a clock signal to the data output register, the clock line has the same run time as the said signal line.
1 Assignment
0 Petitions
Accused Products
Abstract
The performance of digital signals depends to a great extent on the frequency. However, the higher the frequency, the shorter the remaining time, in which digital signals can be reliably received by a receiver from a driver via a printed conductor. The run time of the clock pulse and signals must be optimized in such a way that no timing losses occur at any location, even in the extreme environmental conditions. The invention improves the timing and minimizes external influences by coupling the output signals to an internal PLL clock pulse.
60 Citations
4 Claims
-
1. A digital system, comprising:
-
a processing device for processing data which is clocked via a first clock signal;
a data output register for transmitting data over a signal line to a further digital system; and
a PLL device which generates a second clock signal from the first clock signal, the second clock signal supplied as a clock signal to the further digital system via a clock line; and
a feedback loop of the PLL device having a same run time as the signal line, wherein the second clock signal is supplied as a clock signal to the data output register, the clock line has the same run time as the said signal line. - View Dependent Claims (2, 3, 4)
-
Specification
-
- Resources
Litigation Campaign Assessment
Thank you for your request. You will receive a custom alert email when the Litigation Campaign Assessment is available.
×
-
Current AssigneeSiemens AG
-
Original AssigneeSiemens AG
-
InventorsHöhnel, Falk
-
Primary Examiner(s)Cunningham, Terry D.
-
Application NumberUS10/489,077Publication NumberTime in Patent Office1,145 DaysField of Search327/141, 327/156, 327/161, 327/291, 327/295, 327/297, 365/195, 365/233US Class Current327/297CPC Class CodesG06F 1/10 Distribution of clock signa...
