Remote IP simulation modeling
First Claim
Patent Images
1. A process for simulating a circuit comprising:
- inputting, from a customer site, initial memory states, and initial input signals to core logic within a host site;
simulating said circuit utilizing said host site and said customer site connected though a wide area network, wherein said host site contains said core logic and said customer site contains customer logic, wherein a combination of said core logic and said customer logic form said circuit, and wherein said simulating process is divided between said customer site and said host site such that said customer site and said host site simultaneously simulate said circuit;
comparing test output signals with said desired output signals;
altering said customer logic until said test output signals are consistent with said desired output signals; and
altering said core logic based on customer site usage of said core logic.
4 Assignments
0 Petitions
Accused Products
Abstract
A method and structure for simulating a circuit comprising inputting, from a customer site, initial memory states, and initial input signals to core logic within a host site, simulating the circuit utilizing the host site and the customer site connected though a wide area network (wherein the host site contains the core logic and the customer site contains customer logic, the core logic and the customer logic forming the circuit), comparing test output signals with the desired output signals, and altering the customer logic until the test output signals are consistent with the desired output signals.
31 Citations
27 Claims
-
1. A process for simulating a circuit comprising:
-
inputting, from a customer site, initial memory states, and initial input signals to core logic within a host site; simulating said circuit utilizing said host site and said customer site connected though a wide area network, wherein said host site contains said core logic and said customer site contains customer logic, wherein a combination of said core logic and said customer logic form said circuit, and wherein said simulating process is divided between said customer site and said host site such that said customer site and said host site simultaneously simulate said circuit; comparing test output signals with said desired output signals; altering said customer logic until said test output signals are consistent with said desired output signals; and altering said core logic based on customer site usage of said core logic. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A process for simulating an application specific integrated circuit (ASIC) comprising:
-
inputting, from a customer site, initial memory states, and initial input signals to core logic within a host site; simulating said ASIC utilizing said host site and said customer site connected though a wide area network, wherein said host site contains said core logic and said customer site contains customer logic, wherein a combination of said core logic and said customer logic form said ASIC, and wherein said simulating process is divided between said customer site and said host site such that said customer site and said host site simultaneously simulate said ASIC; comparing test output signals with said desired output signals; altering said customer logic until said test output signals are consistent with said desired output signals; and altering said core logic based on customer site usage of said core logic. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A system for simulating an application specific integrated circuit (ASIC) comprising:
-
an interface; a host site connected to said interface, said host site including core logic; and a customer site connected to said host site though said interface, said customer site including customer logic, wherein said host site and said customer site are adapted to divide simulation of said ASIC and simultaneously simulate said circuit, wherein said customer site inputs, initial memory states and initial input signals to said core logic through said interface and said host site returns device output signals to said customer site, wherein said customer site processes said device output signals through said customer logic to produce test output signals, and wherein said customer site compares test output signals with desired output signals and alters said customer logic until said test output signals are consistent with said desired output signals; and wherein said host site alters said core logic based on customer site usage of said core logic. - View Dependent Claims (16, 17, 18, 19, 20)
-
-
21. A program storage device readable by machine tangibly embodying a program of instructions executable by machine to perform a method for simulating a circuit comprising:
-
inputting, from a customer site, initial memory states, and initial input signals to core logic within a host site; simulating said circuit utilizing said host site and said customer site connected though a wide area network, wherein said host site contains said core logic and said customer site contains customer logic, wherein a combination of said core logic and said customer logic form said circuit, and wherein said simulating process is divided between said customer site and said host site such that said customer site and said host site simultaneously simulate said circuit; comparing test output signals with said desired output signals; altering said customer logic until said test output signals are consistent with said desired output signals; and altering said core logic based on customer site usage of said core logic. - View Dependent Claims (22, 23, 24, 25, 26, 27)
-
Specification