×

Redundant memory sequence and fault isolation

  • US 6,981,173 B2
  • Filed: 09/28/2001
  • Issued: 12/27/2005
  • Est. Priority Date: 09/28/2001
  • Status: Expired due to Term
First Claim
Patent Images

1. A computer system comprising:

  • a memory system comprising a plurality of memory cartridges, each of the plurality of memory cartridges comprising at least one memory device and a memory controller; and

    a data controller comprising a plurality of control mechanisms, each of the plurality of control mechanisms corresponding to a respective one of the memory controllers and configured to independently interpret the transition of the corresponding memory cartridge between a first state of operation and a second state of operation, wherein the first state of operation permits the memory cartridge to be used to store data in a redundant memory array and wherein the second state of operation prevents the memory cartridge from being used to store data in a redundant memory array, and wherein the second state of operation comprises one of a disable-up state, a disable-down state, a powerup state, a powerdown state, and a verify/replace state of operation.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×