Cell or fram assembly method and apparatus optimizing the moving of data
First Claim
Patent Images
1. An apparatus for segmenting variable length packet and forming fixed cell therefrom comprising:
- a storage unit, with storage capacity greater than storage capacity of a one byte register, for storing the variable length packet;
a storage control block for storing segmenting information;
a bus connected to an external interface to request and receive acknowledgment of segmenting information availability;
a first input data bus connected to the storage control block to read the segmenting information;
a second input data bus connected to the storage unit to read predefined portions of said variable length data packet to be used to form the fixed cell;
a multiplexer having two inputs with one of said two inputs connected to the first input data bus and the other of said two inputs connected to the second input data bus wherein the data packets used to form the fixed cell are extracted directly from the storage and not buffered in a register connected between the storage and said multiplexor;
a counter having an input connected to the storage control block and an output connected to the storage unit, said counter pointing to the next address in the word of the packet to be read in the storage unit;
a finite state machine having an input connected to the storage control block, a first output connected to the counter and a second output connected to the multiplexer said finite state machine, for each cell to be built, requesting and receiving acknowledgment, over said bus connected to said external interface, of segmenting information availability, repetitively activating said multiplexer with storage unit data and segmenting information data according to a finite cell pattern and sending cell data on said output bus to said cell output while incrementing said counter until said output cell is complete;
said finite state machine repetitively outputting cells according to said cell pattern until all the packet words are read.
1 Assignment
0 Petitions
Accused Products
Abstract
In a network node, a method and apparatus to assemble fixed cell length cells resulting from the segmenting of variable length frames into cells. The hardware implementations of the preferred embodiments of the invention comprise a finite state machine which handles three processes at the same time, one for fetching the frame data stored in a storage unit, the data store, one for moving data from the frame data and control block data to the cell and one for outputting cell data. The other components are a counter for the pointing to the frame and a multiplexer for selecting the correct data to form the cell.
-
Citations
16 Claims
-
1. An apparatus for segmenting variable length packet and forming fixed cell therefrom comprising:
-
a storage unit, with storage capacity greater than storage capacity of a one byte register, for storing the variable length packet; a storage control block for storing segmenting information; a bus connected to an external interface to request and receive acknowledgment of segmenting information availability; a first input data bus connected to the storage control block to read the segmenting information; a second input data bus connected to the storage unit to read predefined portions of said variable length data packet to be used to form the fixed cell; a multiplexer having two inputs with one of said two inputs connected to the first input data bus and the other of said two inputs connected to the second input data bus wherein the data packets used to form the fixed cell are extracted directly from the storage and not buffered in a register connected between the storage and said multiplexor; a counter having an input connected to the storage control block and an output connected to the storage unit, said counter pointing to the next address in the word of the packet to be read in the storage unit; a finite state machine having an input connected to the storage control block, a first output connected to the counter and a second output connected to the multiplexer said finite state machine, for each cell to be built, requesting and receiving acknowledgment, over said bus connected to said external interface, of segmenting information availability, repetitively activating said multiplexer with storage unit data and segmenting information data according to a finite cell pattern and sending cell data on said output bus to said cell output while incrementing said counter until said output cell is complete;
said finite state machine repetitively outputting cells according to said cell pattern until all the packet words are read. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method to assemble fixed size cell:
-
providing a storage unit, with storage capacity greater than storage capacity of a one byte register, for storing the variable length packet; providing a storage control block for storing segmenting information; requesting and receiving acknowledgment of segmenting information availability on a bus connected to an external interface; reading the segmenting information on a first input data bus connected to the control block; reading the variable length packet data on a second input data bus connected to the storage unit; requesting and receiving acknowledgment, over a bus interconnecting a Finite State Machine to an external interface of segmenting information availability; repetitively activating a multiplexer having as inputs said two input data buses according to a cell pattern and sending cell data on a output bus of said multiplexer to said output cell while incrementing a counter pointing to the next address in the word of the packet to be read in the storage unit, until said output cell is complete. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15)
-
-
16. An adapter in a network equipment comprising:
-
input ports receiving network variable length data packets; a frame process component storing as words said data packets in a storage unit creating queues of packet going to the same destination address and creating control blocks with packet information; a scheduler designating a packet queue to be served at a given time; and a packet segmenting process component preparing segmenting information for assembling each 64 unit fixed length cell from packets in packet queues the packet segmenting process component comprising; a storage unit, with storage capacity greater than storage capacity of a one byte register, for storing the variable length packet; a storage control block for storing segmenting information; a bus connected to an external interface to request and receive acknowledgment of segmenting information availability; a first input data bus connected to the storage control block to read the segmenting information; a second input data bus connected to the storage unit to read said variable length data packet; a multiplexor having as inputs the two said input data buses and an output bus; a counter pointing to the next address in the word of the packet to be read in the storage unit; a finite state machine, for each cell to be built, requesting and receiving acknowledgment of segmenting information availability, repetitively activating said multiplexer with storage unit data and segmenting information data according to a finite cell pattern and sending cell data on said output bus while incrementing said counter until said output cell is completed;
said finite state machine repetitively filling said output cells according to said cell pattern and until all the packet words are read.
-
Specification